Search

Your search keyword '"Taku Kihara"' showing total 8 results
Start Over Author "Taku Kihara"
8 results on '"Taku Kihara"'

1. APN-controller Technology for IOWN Service Provision and Expansion.

Author

Gentaro Funatsu, Taku Kihara, Satoshi Nakatsukasa, Aki Fukuda, Masatoshi Namiki, Takuya Ohara, Hiroki Itoh, and Hiroto Takechi

Subjects
*PHOTONICS, *WIRELESS communications, *ELECTRIC power consumption, *ELECTRONIC controllers, *TELECOMMUNICATION systems
Abstract

The All-Photonics Network (APN), which is the basis of the Innovative Optical and Wireless Network (IOWN), has the characteristics of high speed, large capacity, low latency, and low power consumption compared with conventional networks. We aim to provide services that take full advantage of these characteristics as early as possible and expand their use. To operate high-quality services with these capabilities, the role of controllers has become more important than in conventional networks. In this article, we explain the APN-control function and APN-information-collection/analysis function, which are the main pillars of the APN-controller technology, as well as the value-added functions to implement the IOWN service. [ABSTRACT FROM AUTHOR]

Published
2024
Full Text
View/download PDF

4. A novel traffic engineering method using on-chip diorama network on dynamically reconfigurable processor DAPDNA-2

Author

Naoaki Yamanaka, Taku Kihara, Yutaka Arakawa, Shan Gao, Akifumi Watanabey, and Sho Shimizu

Subjects
Network planning and design, Load management, Network on a chip, business.industry, Computer science, Traffic engineering, Network packet, Quality of service, The Internet, System on a chip, business, Computer network
Abstract

This paper proposes a novel traffic engineering method using on-chip diorama network that consists of virtual nodes and virtual links. The diorama network is implemented on reconfigurable processor DAPDNA-2. In these years, traffic engineering has widely researched to guarantee QoS (Quality of Service). The proposal is an experimental solution with the onchip diorama network, where virtual links and virtual nodes are constructed by some PEs (processing elements). We obtain the realistic traffic fluctuation through the behavior of virtual packets exchanged on the on-chip diorama network. In this paper, as first trial to achieve our final goal, we implemented diorama network and confirmed basic path calculation, where both functions are an essential function of our algorithm. The diorama network traffic engineering can realize more sophisticated network design like adaptive traffic balancing or multi-metric design.

Published
2009

5. A prototype of a dynamically reconfigurable processor based off-loading engine for accelerating the shortest path calculation with GNU zebra

Author

Taku Kihara, Sho Shimizu, Kosuke Shiba, Yutaka Arakawa, and Naoaki Yamanaka

Subjects
Router, Private Network-to-Network Interface, Computer science, Open Shortest Path First, Shortest path problem, Parallel computing, K shortest path routing, Pathfinding, Dijkstra's algorithm, Constrained Shortest Path First
Abstract

A hardware off-loading engine to speed up the shortest path calculation in OSPF (open shortest path first) has been developed. The developed system is co-designed with both hardware and software to optimize an architecture of a router for highly functional traffic engineering (TE). To speed up the shortest path calculation, we employ a dynamically reconfigurable processor, IPFlex DAPDNA-2, as a hardware off-loader, and newly structured a novel high-speed parallel shortest path algorithm, called MPSA (Multi-route Parallel Search Algorithm). The proposed algorithm consists of simple processing, in which multiple paths are simultaneously searched by multiple processor element (PE) of DAPDNA-2. Therefore, it reduces the execution time of shortest path calculation to 2.8% compared with the popular shortest path algorithm, Dijkstrapsilas algorithm. Our prototype works together with a famous software-based router, GNU Zebra, on commodity Linux PC. The proposed architecture and prototype system can be applied to future network sophisticated TE.

Published
2008

6. Hardware based scalable path computation engine for multilayer traffic engineering in GMPLS networks

Author

Naoaki Yamanaka, Taku Kihara, Sho Shimizu, Yutaka Arakawa, and Kosuke Shiba

Subjects
Scheme (programming language), business.industry, computer.internet_protocol, Computer science, Computation, Multiprotocol Label Switching, Traffic engineering, Path (graph theory), Scalability, Routing (electronic design automation), business, computer, Computer hardware, computer.programming_language
Abstract

A parallel data-flow hardware based path computation engine that makes multilayer traffic engineering more scalable is proposed. The engine achieves 100 times faster than conventional path computation scheme.

Published
2008

7. Transport Network Management Platform Technology for Achieving Common Operation among Multiple Network Elements.

Author

Yoshifumi Kato and Taku Kihara

Subjects
*PACKET transport networks, *OPERATING costs
Abstract

Research is underway at NTT Network Service Systems Laboratories on a unified element management system (EMS) platform that will achieve efficient network operation. Many types of network elements (NEs) are deployed on NTT networks. We need to operate various EMSs that are configured for a specific NE in order to manage the different types of NEs. Consequently, the use of multiple EMSs increases the operating cost and the operator workload. We are working to solve this problem by studying a unified EMS, which we call transport network management (TM) platform technology, that can manage various kinds of network technologies. We present the concept and core technologies of TM platform technology in this article. [ABSTRACT FROM AUTHOR]

Published
2015
Full Text
View/download PDF

Catalog

Books, media, physical & digital resources
See catalog results