1. Design and Study the Performance of a CMOS-Based Ring Oscillator Architecture for 5G Mobile Communication
- Author
-
Abdul Rahman, Siddharth Kishore, and A. R. Abdul Rajak
- Subjects
vlsi ,5g ,cmos ,ring oscillator ,vco ,mobile communication. ,Technology (General) ,T1-995 ,Social sciences (General) ,H1-99 - Abstract
Oscillator circuits are used to make accurate and reliable clock signals for systems as simple as a wristwatch and as complicated as satellites, which are important for long-distance communication. There are many ways to build an oscillator circuit, using either passive or active parts. Each option has pros and cons, but at the current level of mobile communication development, the most important things are interoperability and low power use. This need has driven the development of compact, battery-operated electronics, and Very Large-Scale Integration (VLSI)-based ring oscillators provide the ideal solution. These oscillators ought to dissipate less power, have a large tuning range, and be compact. The paper presents a novel Complementary Metal Oxide Silicon (CMOS) ring oscillator that serves as a Voltage Controlled Oscillator. The suggested architecture utilizes the advantages of both a current-starved ring oscillator and a negative-skewed delay by combining their constituent parts. The proposed architecture has a control voltage of 1.15 V and a supply voltage of 2 V, generating a 9.35 GHz dominant frequency with a 13.82% harmonic distortion between the inputs and outputs. The proposed architecture can implement 5G-based applications that require high frequency and low power by carefully selecting the passive components within the design. Doi: 10.28991/ESJ-2024-08-01-020 Full Text: PDF
- Published
- 2024
- Full Text
- View/download PDF