86 results on '"Rudell, Jacques C."'
Search Results
2. A Reconfigurable Digital Beamforming V-Band Phased-Array Receiver
3. An Optimal Digital Beamformer for mm-Wave Phased Arrays with 660MHz Instantaneous Bandwidth in 28nm CMOS
4. Effects of Receiver Input Impedance on Nonlinear Distortion in Full-Duplex Radios
5. A 46-channel Vector Stimulator with 50mV Worst-Case Common-Mode Artifact for Low-Latency Adaptive Closed-Loop Neuromodulation
6. A Mm-Wave Gm-Assisted Transformer-Based Matching Network 2x2 Phased-Array Receiver for 5G Communication and Radar Systems
7. A Dual-Mode V-Band 2/4-Way Non-Uniform Power-Combining PA with +17.9-dBm Psat and 26.5-% PAE in 16-nm FinFET CMOS
8. A 0.0023 mm$^2$/ch. Delta-Encoded, Time-Division Multiplexed Mixed-Signal ECoG Recording Architecture With Stimulus Artifact Suppression
9. Two-Way Traffic Ahead: RF\/Analog Self-Interference Cancellation Techniques and the Challenges for Future Integrated Full-Duplex Transceivers
10. A Low Input Impedance Front-End Interface ASIC for PET Imaging
11. Integrated CMOS transceivers design towards flexible full duplex (FD) and frequency division duplex (FDD) systems
12. A broadband and deep-TX self-interference cancellation technique for full-duplex and frequency-domain-duplex transceiver applications
13. A CMOS front-end interface ASIC for SiPM-based positron emission tomography imaging systems
14. A low-noise reconfigurable full-duplex front-end with self-interference cancellation and harmonic-rejection power amplifier for low power radio applications
15. 18.1 A 1.7-to-2.2GHz full-duplex transceiver system with >50dB self-interference cancellation over 42MHz bandwidth
16. A high-voltage compliant, electrode-invariant neural stimulator front-end in 65nm bulk-CMOS
17. Regenerative Breaking
18. Transformer-Based Tunable Matching Network Design Techniques in 40-nm CMOS
19. Statistical computational methods for mixed-signal performance metrics under process variations and noise models
20. A high-voltage compliant neural stimulator with HF wireless power and UHF backscatter communication
21. A 40nm CMOS single-ended switch-capacitor harmonic-rejection power amplifier for ZigBee applications
22. A 55–70GHz two-stage tunable polyphase filter with feedback control for quadrature generation with <2° and <0.32dB phase/amplitude imbalance in 28nm CMOS process
23. A 12 bit 200 MS/s Zero-Crossing-Based Pipelined ADC With Early Sub-ADC Decision and Output Residue Background Calibration
24. An integrated CMOS passive transmitter leakage suppression technique for FDD Radios
25. Corrections to “Analysis and Design of a Transformer-Feedback-Based Wideband Receiver” [Mar 13 1347-1358]
26. Plenary session
27. A Fully Integrated, Regulatorless CMOS Power Amplifier for Long-Range Wireless Sensor Communication
28. A Class-G Switched-Capacitor RF Power Amplifier
29. 2013 RFIC Symposium: Seattle, Washington, 2-4 June 2013
30. Analysis and Design of a Transformer-Feedback-Based Wideband Receiver
31. Highly-integrated CMOS interface circuits for SiPM-based PET imaging systems
32. Impact of analog IC impairments in SiPM interface electronics
33. A 12b 200MS/s frequency scalable zero-crossing based pipelined ADC in 55nm CMOS
34. Strategies for highly-integrated long-range silicon transceivers for sensor data communication
35. A long-range, fully-integrated, regulator-less CMOS power amplifier for wireless sensor communications
36. A class-G dual-supply switched-capacitor power amplifier in 65nm CMOS
37. A Transformer-Feedback based wideband IF amplifier and mixer for a heterodyne 60 GHz receiver in 40 nm CMOS
38. Transformer feedback based CMOS amplifiers
39. A 0.8–2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass $\Sigma \Delta$ ADC in 0.13 $\mu$m CMOS
40. A CMOS ASIC design for SiPM arrays
41. Green monitoring using a Wide Area Radio Network for Sensor (WARNS) communication
42. Integrated CMOS transceivers applied to defense applications in a Wide Area Radio Network for Sensor (WARNS) communication
43. A QPLL-timed direct-RF sampling band-pass ΣΔ ADC with a 1.2 GHz tuning range in 0.13 µm CMOS
44. ES5: Can RF SoCs (Self)test their own RF?
45. SE1: Healthy Radios: Radio & microwave devices for the health sciences
46. Overview for the Special Section on the 2007 Radio Frequency Integrated Circuits Symposium
47. A row-column summing readout architecture for SiPM based PET imaging systems.
48. 1.9-GHz wide-band if double conversion CMOS receiver for cordless telephone applications
49. Recent developments in high integration multi-standard CMOS transceivers for personal communication systems
50. A 0.8–2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass \Sigma \Delta ADC in 0.13 \mum CMOS.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.