The threshold voltage and capacitance voltage characteristics of ultra-thin Silicon-on-Insulator MOSFET are greatly influenced by the thickness and doping concentration of the silicon film. In this work, the capacitance voltage characteristics and threshold voltage of the device have been analyzed with quantum mechanical effects using the Self-Consistent model. Reduction of channel thickness and adding doping impurities cause an increase in the threshold voltage. Moreover, the temperature effects cause a significant amount of threshold voltage shift. The temperature dependence of threshold voltage has also been observed with Self- Consistent approach which are well supported from experimental performance of practical devices., {"references":["S. Kim, T. Shim, and J. Park, \"Electrical behavior of ultra-thin body\nsilicon-on-insulator n-mosfets at a high operating temperaure,\" Journal\nof Ceramic Processing Reseach, vol. 10, no. 4, pp. 507 -511, 2009.","Y. Omura, A. Nakakubo, and H. Nakatsuji, \"Quantum mechanical\neffect in temperature dependence of threshold voltage of extremely\nthin soi mosfets,\" Solid-State Electronics, vol. 48, no. 9, pp. 1661 -\n1666, 2004, non Volatile Memories with discrete storage nodes. (Online).\nAvailable: http://www.sciencedirect.com/science/article/B6TY5-\n4CDHD5K-2/2/4ce9ebb7270ac96308d1ce7efda02d80","H.-K. Lim and J. Fossum, \"Threshold voltage of thin-film siliconon-\ninsulator (soi) mosfet-s,\" Electron Devices, IEEE Transactions on,\nvol. 30, no. 10, pp. 1244 - 1251, oct 1983.","T. Ernst, S. Cristoloveanu, G. Ghibaudo, T. Ouisse, S. Horiguchi, Y. Ono,\nY. Takahashi, and K. Murase, \"Ultimately thin double-gate soi mosfets,\"\nElectron Devices, IEEE Transactions on, vol. 50, no. 3, pp. 830 - 838,\nmarch 2003.","Y.-K. Choi, K. Asano, N. Lindert, V. Subramanian, T.-J. King, J. Bokor,\nand C. Hu, \"Ultra-thin body soi mosfet for deep-sub-tenth micron era,\" in\nElectron Devices Meeting, 1999. IEDM Technical Digest. International,\n1999, pp. 919 -921.","Y. Omura, S. Horiguchi, M. Tabe, and K. Kishi, \"Quantum-mechanical\neffects on the threshold voltage of ultrathin-soi nmosfets,\" Electron\nDevice Letters, IEEE, vol. 14, no. 12, pp. 569 -571, dec 1993.","D. Flandre, A. Terao, P. Francis, B. Gentinne, and J.-P. Colinge,\n\"Demonstration of the potential of accumulation-mode mos transistors\non soi substrates for high-temperature operation (150-300 deg;c),\" Electron\nDevice Letters, IEEE, vol. 14, no. 1, pp. 10 -12, jan 1993.","G. Groeseneken, J.-P. Colinge, H. Maes, J. Alderman, and S. Holt,\n\"Temperature dependence of threshold voltage in thin-film soi mosfets,\"\nElectron Device Letters, IEEE, vol. 11, no. 8, pp. 329 -331, aug 1990.","M. Shams, M. Alam, and Q. Khosru, \"Effect of uniaxial strain on the\ngate capacitance of double gate mosfets,\" in Electron Devices and Solid-\nState Circuits, 2008. EDSSC 2008. IEEE International Conference on,\nDec 2008, pp. 1 -4.\n[10] M. Shams, K. Habib, R. Mikail, Q. D. M. Khosru, A. Zainuddin,\nand A. Haque, \"An improved physically based compact c-v model for\nmos devices with high-k gate dielectrics,\" in Electrical and Computer\nEngineering, 2006. ICECE -06. International Conference on, 19-21\n2006, pp. 518 -521.\n[11] S. Ahmed, Ahsan-Ul-Alam, M. Alam, and Q. Khosru, \"Gate leakage\ncurrent of a double gate n-mos on (111) silicon - a quantum mechanical\nstudy,\" in Computer and Communication Engineering, 2008. ICCCE\n2008. International Conference on, 13-15 2008, pp. 960 -963.\n[12] B. Afzal, A. Zahabi, A. Amirabadi, Y. Koolivand, A. Afzali-\nKusha, and M. E. Nokali, \"Analytical model for c-v characteristic\nof fully depleted soi-mos capacitors,\" Solid-State Electronics,\nvol. 49, no. 8, pp. 1262 - 1273, 2005. (Online). Available:\nhttp://www.sciencedirect.com/science/article/B6TY5-4GSJXNG-\n1/2/b2e3fd3db337369e3dac71c3cf389f3f\n[13] F. Ikraiam, R. Beck, and A. Jakubowski, \"Modeling of soi-mos capacitors\nc-v behavior: partially- and fully-depleted cases,\" Electron Devices,\nIEEE Transactions on, vol. 45, no. 5, pp. 1026 -1032, may 1998.\n[14] S. C. Rustagi, Z. O. Mohsen, S. Chandra, and A. Chand,\n\"C-v characterization of mos capacitors in soi structures,\" Solid-\nState Electronics, vol. 39, no. 6, pp. 841 - 849, 1996. (Online).\nAvailable: http://www.sciencedirect.com/science/article/B6TY5-\n3VTNT9C-19/2/f30b05629516edb8750425d53140d77e\n[15] A. Haque and M. Kauser, \"A comparison of wave-function penetration\neffects on gate capacitance in deep submicron n- and p-mosfets,\"\nElectron Devices, IEEE Transactions on, vol. 49, no. 9, pp. 1580 -\n1587, sep 2002.\n[16] N. Weste, D. Harris, and A. Banarjee, CMOS VLSI Design : A Circuits\nand Systems Perspective, 3rd ed. USA: Pearson Education Inc., 2008.\n[17] L. Chang, K. Yang, Y.-C. Yeo, I. Polishchuk, T.-J. King, and C. Hu,\n\"Direct-tunneling gate leakage current in double-gate and ultrathin body\nmosfets,\" Electron Devices, IEEE Transactions on, vol. 49, no. 12, pp.\n2288 - 2295, dec 2002.\n[18] S. Sze and K. Ng, Physics of Semiconductor Devices, 3rd ed. Hoboken,\nNJ, USA: John Wiley & Sons, Inc., April 2006.\n[19] R. F. Pierret, Advanced Semiconductor Fundamentals, 2nd ed., ser.\nModular Series on Solid State Devices, R. Pierret and G. Neudeck,\nEds. Upper Saddle River, NJ, USA: Pearson Education, Inc., aug 2002,\nvol. VI."]}