198 results on '"Pawel Grybos"'
Search Results
2. SPHIRD-Single Photon Counting Pixel Readout ASIC With Pulse Pile-Up Compensation Methods.
3. Single Photon Counting Readout IC With 44 e- rms ENC and 5.5 e- rms Offset Spread With Charge Sensitive Amplifier Active Feedback Discharge.
4. Hybrid Detector with Interpixel Communication for Color X-ray Imaging.
5. Characterization of Seamless CdTe Photon Counting X-Ray Detector.
6. SPC Pixel IC with 9.4 e- rms Offset Spread, 60 e- rms ENC and 70 kfps Frame Rate.
7. Multithreshold Pattern Recognition Algorithm for Charge Sharing Compensation in Hybrid Pixel Detectors.
8. Single photon counting integrated circuit operating with CdTe pixel detector.
9. An Algorithm of an X-ray Hit Allocation to a Single Pixel in a Cluster and Its Test-Circuit Implementation.
10. Single Photon-Counting Pixel Readout Chip Operating Up to 1.2 Gcps/mm2 for Digital X-Ray Imaging Systems.
11. Digitally assisted low noise and fast signal processing charge sensitive amplifier for single photon counting systems.
12. 32k Channels readout IC for single photon counting detectors with 75 μm pitch, ENC of 123 e- rms, 9 e- rms offset spread and 2% rms gain spread.
13. Methodology of automation process of wafer tests.
14. Charge sensitive amplifier for nanoseconds pulse processing time in CMOS 40 nm technology.
15. Design of the ultra low power, low area occupied amplifier for recording biomedical signals in the single Hz bandwidth.
16. Design for the testability of the multichannel neural recording and stimulating integrated circuit.
17. Noise optimization of the time and energy measuring ASIC for silicon tracking system.
18. 23552-channel IC for single photon counting pixel detectors with 75 µm pitch, ENC of 89 e- rms, 19 e- rms offset spread and 3% rms gain spread.
19. ADCs in deep submicron technologies for ASICs of pixel architecture.
20. Effective noise minimization in multichannel recording circuits processed in modern technologies for neurobiology experiments.
21. Ultra fast X-ray detection systems in nanometer and 3D technologies.
22. Low voltage area efficient current-mode CMOS bandgap reference in deep submicron technology.
23. Design of system-on-chip in 180 nm technology for multi-channel wireless recording of the nerve tissue electrical activity.
24. FPGA Simulations of Charge Sharing Effect Compensation Algorithms for Implementation in Deep Sub-Micron Technologies.
25. A complete 256-channel reconfigurable system for in vitro neurobiological experiments.
26. System for multichannel recording of the electrophysiological activity of a brain tissue in-vivo.
27. Dual stage charge-sensitive amplifier with constant-current feedback for Time-over-Threshold processing dedicated for silicon strip detectors.
28. Tests of a readout front-end electronics for a pixel detector based on inverter amplifier.
29. Design and measurements results of 7-bit low-power, low area SAR A/D converter for pixel systems.
30. Design and measurements of low power multichannel chip for recording and stimulation of neural activity.
31. Comparision of two different architectures of multichannel readout ASICs for neurobiological experiments.
32. Development of a fast readout chip in deep submicron technology for pixel hybrid detectors.
33. Tuning the low cut-off frequency in multichannel neural recording amplifiers by the on-chip correction DACs.
34. A low noise, Fast Pixel Readout IC working in single photon counting mode with energy window selection in 90 nm CMOS.
35. A 7-bit 500 kS/s 1 V micro-power SAR A/D converter for pixel systems.
36. Multichannel neural recording system based on family ASICs processed in submicron technology.
37. Characterization and performance evaluation of the XSPA-500k detector using synchrotron radiation
38. Energy Efficient Low-Noise Multichannel Neural Amplifier in Submicron CMOS Process.
39. European Summit on Solid-State Device and Circuit Research: Double Conference in Krakow, Poland [Conference Reports]
40. Optimization of low-noise read-out electronics for high energy resolution X-ray strip detectors
41. Design for good matching in multichannel low-noise amplifier for recording neuronal signals in modern neuroscience experiments.
42. Multichannel mixed-mode IC for digital readout of silicon strip detectors.
43. Integrated charge sensitive amplifier with pole-zero cancellation circuit for high rates.
44. Active Feedback With Leakage Current Compensation for Charge Sensitive Amplifier Used in Hybrid Pixel Detector
45. Characterization of Seamless CdTe Photon Counting X-Ray Detector
46. Feasibility studies of conserved charge fluctuations in Au-Au collisions with CBM
47. Single Photon-Counting Pixel Readout Chip Operating Up to 1.2 Gcps/mm2 for Digital X-Ray Imaging Systems
48. An Algorithm of an X-ray Hit Allocation to a Single Pixel in a Cluster and Its Test-Circuit Implementation
49. X-ray imaging of moving objects using on-chip TDI and MDX methods with single photon counting CdTe hybrid pixel detector
50. Characterization of the Photon Counting CHASE Jr., Chip Built in a 40-nm CMOS Process With a Charge Sharing Correction Algorithm Using a Collimated X-Ray Beam
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.