Search

Your search keyword '"Mandolesi, Pablo S."' showing total 29 results
Start Over Author "Mandolesi, Pablo S."
29 results on '"Mandolesi, Pablo S."'

4. An RF Modulation Based on k-th Order PWM Harmonic

Author

Morales, Juan I., Chierchie, Fernando, Mandolesi, Pablo S., and Paolini, Eduardo E.

Abstract

A Sub-Nyquist Radio Frequency Pulse Width Modulation (RFPWM) technique, which extends the concept of Sub-Nyquist DACs to RFPWM, is introduced in this paper. The carrier frequency is selected as the ${k}$ -th order harmonic of the PWM switching frequency. This choice enables operation within an extended frequency range for a particular switching transistor in contrast to the conventional RFPWM approach, where the carrier and switching frequencies are identical. The feasibility of this methodology is verified by both extensive simulations and experimental measurements. While there is a reduction in output power proportional to the harmonic number, this approach has the potential to set the transmitted power to these fixed steps in an all-digital format without compromising spectral performance, as evidenced by comprehensive simulations. Furthermore, the method exhibits strong spectral performance within and outside the desired frequency bands across different quantization scenarios, covering carrier frequencies up to four times the switching frequency. The proof of concept for Sub-Nyquist RFPWM transmitter is a fully digital field-programmable gate array (FPGA) implementation, enabling adaptability to multistandard signals. The pulse position/pulse-width modulation is based on an outphasing approach, using the FPGA transceivers to generate the high-speed binary waveform. Measurements were carried out using a 1.4-MHz LTE 64-QAM signal with a PWM switching frequency of 311 MHz, achieving ACPR values below −39 dBc when the second and third harmonics were used as carrier frequencies (622 MHz and 933 MHz, respectively).

Published
2024
Full Text
View/download PDF

7. A scalable and programmable simplicial CNN digital pixel processor architecture

Author

Mandolesi, Pablo S., Julian, Pedro, and Andreou, Andreas G.

Subjects
Neural networks -- Research, Neural network, Business, Computers and office automation industries, Electronics, Electronics and electrical industries
Abstract

We propose a programmable architecture for a single instruction multiple data image processor that has its foundation on the mathematical framework of a simplicial cellular neural networks. We develop instruction primitives for basic image processing operations and show examples of processing binary and gray scale images. Fabricated in deep submicron CMOS technologies, the complexity of the digital circuits and wiring in each cell is commensurate with pixel level processing. Index Terms--Cellular neural networks (CNNs), CMOS imager sensor, digital pixel, image processing, pixel level processing, vision chips.

Published
2004

8. Low Power 18-Bit PWM With 41 ps Resolution in 130-nm CMOS.

Author

Morales, Juan I., Chierchie, Fernando, Mandolesi, Pablo S., and Paolini, Eduardo E.

Abstract

The design and evaluation of a new hybrid architecture for digital pulse-width modulation (DPWM) are presented in this brief. This scheme uses a counter-based module to obtain the coarse adjustment of the duty cycle and a pulse former with a delay-line approach for fine-tuning. The latter employs fewer delay stages than other schemes by using the propagation delay of the multi-bit tunable delay elements as part of the desired pulse width variation. Our delay element provides very good linearity with the capability to compensate for deviations in the digital-to-time conversion. The prototype fabricated in a standard 130-nm CMOS process has 18 bits resolution (an 8-bit counter combined with a 10-bit delay-line-based pulse former), and low-power consumption when it operates with switching frequencies from 100 kHz to 1 MHz and a clock frequency of 17 MHz. Comparison with other recent alternatives in the literature is also provided. [ABSTRACT FROM AUTHOR]

Published
2022
Full Text
View/download PDF

27. Carbon Nanotube Integration with a CMOS Process

Author

Perez, Maximiliano S., primary, Lerner, Betiana, additional, Resasco, Daniel E., additional, Obregon, Pablo D. Pareja, additional, Julian, Pedro M., additional, Mandolesi, Pablo S., additional, Buffa, Fabian A., additional, Boselli, Alfredo, additional, and Lamagna, Alberto, additional

Published
2010
Full Text
View/download PDF

Catalog

Books, media, physical & digital resources
See catalog results