318 results on '"Linten, Dimitri"'
Search Results
2. Random Telegraph Noise and Radiation Response of 80 nm Vertical Charge-Trapping NAND Flash Memory Devices With SiON Tunneling Oxide
3. Extensive assessment of the charge-trapping kinetics in InGaAs MOS gate-stacks for the demonstration of improved BTI reliability
4. Electrostatic discharge robustness of amorphous indium-gallium-zinc-oxide thin-film transistors
5. Fault Attack Investigation on TaOx Resistive-RAM for Cyber Secure Application
6. Effects of Geometry and Cycling on the Radiation Response of Charge-Trapping NAND Memory Devices With SiON Tunneling Oxide
7. Impact of on- and off-chip protection on the transient-induced latch-up sensitivity of CMOS IC
8. A Pragmatic Model to Predict Future Device Aging
9. Negative Bias-Temperature Instabilities and Low-Frequency Noise in Ge FinFETs
10. Efficient Reliability Testing of Emerging Memory Technologies Using Multiple Radiation Sources
11. ESD nMOSFETs in Advanced Bulk FinFET Technology With Dual S/D Epitaxy
12. Fault Attack Investigation on TaOx Resistive-RAM for Cyber Secure Application
13. TID Effects in Highly Scaled Gate-All-Around Si Nanowire CMOS Transistors Irradiated to Ultrahigh Doses
14. Negative-Bias-Stress and Total-Ionizing-Dose Effects in Deeply Scaled Ge-GAA Nanowire pFETs
15. Total-Ionizing-Dose Effects on Polycrystalline-Si Channel Vertical-Charge-Trapping Nand Devices
16. Deep Understanding of Electron Beam Effects on 2D Layered Semiconducting Devices Under Bias Applications
17. LaSiOₓ- and Al₂O₃-Inserted Low-Temperature Gate-Stacks for Improved BTI Reliability in 3-D Sequential Integration
18. Efficient Modeling of Charge Trapping at Cryogenic Temperatures—Part II: Experimental
19. Efficient Modeling of Charge Trapping at Cryogenic Temperatures—Part I: Theory
20. HBM and CDM ESD Performance of Advanced Silicon Photonic Components
21. Investigation of the Impact of Hot-Carrier-Induced Interface State Generation on Carrier Mobility in nMOSFET
22. Cyclic Thermal Effects on Devices of Two‐Dimensional Layered Semiconducting Materials
23. Impact of Interface Layer on Device Characteristics of Si:HfO2-Based FeFET’s
24. 3-D Full-Band Monte Carlo Simulation of Hot-Electron Energy Distributions in Gate-All-Around Si Nanowire MOSFETs
25. Total-Ionizing-Dose Response of Highly Scaled Gate-All-Around Si Nanowire CMOS Transistors
26. Single-Event-Induced Charge Collection in Ge-Channel pMOS FinFETs
27. Single-Event Transient Response of Vertical and Lateral Waveguide-Integrated Germanium Photodiodes
28. ESD on-wafer characterization: is TLP still the right measurement tool?
29. Physics-based device aging modelling framework for accurate circuit reliability assessment
30. Effects of Back-Gate Bias on the Mobility and Reliability of Junction-Less FDSOI Transistors for 3-D Sequential Integration
31. Characterization and optimization of sub-32-nm FinFET devices for ESD applications
32. Physical Modeling the Impact of Self-Heating on Hot-Carrier Degradation in pNWFETs
33. Correlated Time-0 and Hot-Carrier Stress Induced FinFET Parameter Variabilities: Modeling Approach
34. The potential of FinFETs for analog and RF circuit applications
35. Planar bulk MOSFETs versus FinFETs: An analog/RF perspective
36. Technology Impact on the Low Frequency Noise of Si and Si/SiGe Superlattice Input-Output FinFETs
37. Gate-source-drain architecture impact on DC and RF performance of sub-100-nm elevated source/drain NMOS transistors
38. LaSiO x - and Al 2 O 3 -Inserted Low-Temperature Gate-Stacks for Improved BTI Reliability in 3-D Sequential Integration.
39. Impact of interface layer on charge trapping in Si:HfO2 based FeFET
40. On the impact of Gate field-plate length and barrier layer thickness on TDDB lifetime of GaN-on-Si MISHEMT devices for RF/5G/mm-Wave applications
41. Total-Ionizing-Dose Effects in InGaAs MOSFETs With High-k Gate Dielectrics and InP Substrates
42. RF/High-Speed I/O ESD Protection: Co-optimizing Strategy Between BEOL Capacitance and HBM Immunity in Advanced CMOS Process
43. Correlated Time-0 and Hot-Carrier Stress Induced FinFET Parameter Variabilities: Modeling Approach
44. Discussion on the Figures of Merit of Identified Traps Located in the Si Film: Surface Versus Volume Trap Densities
45. Relevance of fin dimensions and high-pressure anneals on hot-carrier degradation
46. A Compact Physics Analytical Model for Hot-Carrier Degradation
47. Understanding and empirical fitting the breakdown of MgO in end-of-line annealed MTJs
48. Total-Ionizing-Dose Effects on InGaAs FinFETs With Modified Gate-stack
49. Polarization Dependence of Pulsed Laser-Induced SEEs in SOI FinFETs
50. Total-Ionizing-Dose Effects and Low-Frequency Noise in 30-nm Gate-Length Bulk and SOI FinFETs With SiO2/HfO2Gate Dielectrics
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.