Search

The power gain and output power of millimeter-wave (mm-Wave) and terahertz (THz) amplifiers are critical performance metrics, particularly when the operating frequencies of amplifiers are near to the maximum oscillator frequency ( f m a x ) of the transistor. This paper presents the design of a 110 GHz amplifier based on the quasi-linear method. The power gain can be boosted to maximum achievable gain ( G m a x ) using a linear, lossless, reciprocal feedback network, though this leads to a simultaneous decrease in output power. Based on quasi-linear analysis, for an amplifier with G m a x gain, when the K-factor is equal to 1, the output power is zero. To avoid the very low output power of amplifiers, a new approach is proposed to balance power gain and output power. A 110 GHz six-stage feedback amplifier was designed using the proposed approach and fabricated using 40 nm CMOS technology. The measured power gain is 26.5 dB, and the saturation output power is 13 dBm at 110 GHz. [ABSTRACT FROM AUTHOR]

Discriminative correlation filter (DCF)-based methods applied for UAV object tracking have received widespread attention due to their high efficiency. However, these methods are usually troubled by the boundary effect. Besides, the violent environment variations severely confuse trackers that neglect temporal environmental changes among consecutive frames, leading to unwanted tracking drift. In this letter, we propose a novel DCF-based tracking method to promote the insensitivity of the tracker under uncertain environmental changes. Specifically, a regularization term is proposed to learn the environment residual between two adjacent frames, which can enhance the discrimination and insensitivity of the filter in fickle tracking scenarios. Further, we design an efficient strategy to acquire the environment information based on the current observation without additional computation. Exhausted experiments are conducted on two well-known UAV benchmarks, i.e., UAV123_10fps and DTB70. Results verify that the proposed tracker has comparable performance with other 22 state-of-the-art trackers while running at $\sim$ 53 FPS on a low-cost CPU. [ABSTRACT FROM AUTHOR]

This paper describes an air cavity quad‐flat no‐leads (QFN) over‐molded plastic packaged cascode broadband GaN LNA Monolithic Microwave Integrated Circuit (MMIC) with resistive feedback fabricated with 0.25 μm GaN HEMT technology. The single stage QFN packaged GaN LNA MMIC achieves a bandwidth of 0.03–2.6 GHz with a typical gain of 11.5 dB and less than 1.5 dB noise figure. The low noise amplifier (LNA) design is based on a model of a concept transistor, the cascode transistor used in the design, that has not been fabricated previously. The concept transistor is fabricated for the first time along with the GaN LNA MMIC. The fabricated GaN LNA MMIC is housed in a 12‐lead 3 × 3 mm2 air cavity QFN over‐molded plastic package and mounted on an application board. The measurements taken with the application board represent a good convergence with the design that is based on a concept transistor model. The measurement results and 50 Ω internal matching on both ports without the need for additional matching components make this LNA attractive for many applications. [ABSTRACT FROM AUTHOR]

Source degenerative feedback is extensively applied in the low-noise amplifier design. The beneficial effects of this technique are well established in the open literature. However, the designer is often left to trial-and-error or optimization procedures to identify the adequate amount of feedback when other linear requirements, such as signal matching, come into play. This issue is even more relevant in multistage designs. In this article, we present a synthesis procedure and the relevant design chart to identify the optimum feedback inductor value on all transistors of an N-stage amplifier to obtain a perfect match at its external ports in conjunction with amplifier noise figure minimization and a specified gain requirement. It is shown that the method is applicable to arbitrary N values although it becomes more elaborate for N greater than 6. The method is deterministic as opposed to optimization or trial-and-error-based procedures. The design flow is illustrated at first through a four-stage design with ideal matching elements and subsequently validated by an monolithic microwave integrated circuit (MMIC) test vehicle designed and realized in the WIN foundry’s Gallium Arsenide PIH1-10 process. The measured performance of the test vehicle is NF = 1.9 dB, 26 dB gain, typical I/O return loss of 15 dB in the 26.5–29.5-GHz bandwidth, and practically ideal behavior at the design frequency of 28 GHz. [ABSTRACT FROM AUTHOR]

Recent reviews addressing the impact of noise exposure in teaching and learning situations conclude negative effects on learning performance. Providing objective real-time feedback on noise is a key for teachers and students to adjust it into suitable levels. This experimental work presents the results from a study exploring the visual feedback based on noise level and the impact on students’ (n = 198) perceived learning performance collected in 24 sessions. The results suggest persuasive effects of the ambient display on the groups and an improvement of noise awareness in students. Measurements of perceived learning-performance, and perceived noise were collected and correlated with the objective noise samples concluding poorer perceived learning performance in noisiest groups. Finally, implications for further research, as well as lessons learned to moderate noise levels in classrooms using ambient displays are discussed. [ABSTRACT FROM AUTHOR]

Due to feedback amplifier analysis simplification, Miller theorem, feedback theorem and Gray–Searle theorem are the most used tools on the calculation of the frequency response. However, they are only approximated results and then are invalid for overall closed‐loop voltage gain of the frequency response. The traditional feedback theory, Miller theorem and Gray–Searle theorem are troublesome due to the significant difficulty of using the Kirchhoff's voltage/current law and Thevenin equivalent theorem. Especially, the utilisations of the Kirchhoff's voltage/current law and Thevenin equivalent theorem will be impractical for the complicated differential amplifier with the active load that contains four dependent sources and three bridge elements. The study proposes exact and algebraic frequency response analysis of a feedback amplifier by using the authors series research‐Chen's Electric Unifying Approach with L'Hospital rule and Cramer's rule to take the place of those traditional approaches. Some experimental and mathematical results have exploited the fact that the proposed approach can yield the more effective and practical DC quiescent analysis with bias values and AC frequency response analysis with two junction charge‐storage capacitances for the common‐emitter amplifier with emitter resistance. Some experiments are provided to demonstrate the effectiveness of the proposed method. [ABSTRACT FROM AUTHOR]

Simultaneous measurement of neural bio‐potentials from a large number of neurons is finding applications in a diverse range of areas such as healthcare and brain‐machine interfacing. Neural amplifiers used for these measurements have a tight specification of low‐power, low‐noise and small area. Most of the reported neural amplifiers use operational transconductance amplifier (OTA) based capacitive feedback amplifiers to meet these requirements. In this study, for the first time, a novel systematic noise‐power‐area optimised design procedure, for complementary input transistor based OTAs, used frequently in neural amplifiers is proposed. By applying the proposed design procedure, the authors have presented a neural amplifier design that is split into two stages to reduce area requirement and enhance linearity at the expense of slight degradation in noise efficiency factor. The presented design achieves 2.1μVrms noise in the integration bandwidth of 0.2 Hz–8 kHz with 7.7 μA total current in a die area of 355μm×175μm in 180 nm CMOS technology. The presented design procedure is inherently technology agnostic. The novelty lies not in the architecture of the proposed neural amplifier, but in the proposed design procedure to optimise the noise‐power‐area trade‐off in CMOS amplifier circuit design. [ABSTRACT FROM AUTHOR]

A positive feedback gain‐enhanced technique for power amplifiers has been introduced in this Letter. With the proposed circuit design method for optimal inductive feedback, a 180 GHz high‐gain single‐stage cascode power amplifier in a 130 nm SiGe process is implemented. The measurement results show a power gain of 10 dB and 20 GHz bandwidth with 110 mW dc power are achieved, and 6.5 dBm of output power referred to P1dB and 3.5% collector efficiency are attained. The chip area of the power amplifier is only 0.50 × 0.48 mm2. [ABSTRACT FROM AUTHOR]

To guarantee that all mobile users in a cell can watch video with acceptable quality, conventional multicast IPTV services use the most robust modulation and coding scheme (MCS) for video transmission, resulting in worse spectral efficiency. To enhance the spectral efficiency, the adaptive multicast IPTV using the adaptive MCS based on signal-to-noise ratios (SNRs) or channel quality indicators (CQIs) was proposed in the literature. However, the CQI feedback messages induced by the adaptive multicast IPTV incur additional signaling overhead. Thus, a novel CQI feedback scheme was proposed in this paper to effectively decrease the amount of CQI feedback messages while preserving the system performance. Additionally, the CQI feedback rates of various CQI feedback schemes were theoretically analyzed based on the multi-dimensional Markovian model. Numerical results show that the proposed CQI feedback mechanism significantly reduces the CQI feedback rate without sacrificing the system performance and outperforms other existing CQI feedback schemes. Moreover, the analytical results almost coincide with simulation results, demonstrating that the theoretic analyses are accurate. [ABSTRACT FROM AUTHOR]

The performance of devices based on micro- and nanomechanical oscillators depends critically on the quality factor (Q). The quality factor can be externally increased about two orders of magnitude by coherent amplification of the oscillation at resonance with a fast feedback amplifier. Here, theory and experiments performed with microcantilevers are presented to study the oscillation noise under external Q enhancement and how it differs from the noise when the Q is naturally enhanced by decreasing the mechanical energy loss. The application of the feedback amplifier produces a significant increase of the thermal noise and the noise that arises from the cantilever-displacement sensor. The main consequence is that the signal-to-noise ratio (S/N) remains constant and independent of the Q enhancement when measuring the amplitude and phase of the oscillation in the slope detection technique. This behavior is opposite to the enhancement of the S/N when the Q naturally increases, which is proportional to Q1/2, ignoring instrumental sources of noise. More important, by taking into account the maximum driving force provided by the actuator, it is concluded that external Q enhancement does not enhance the sensitivity of devices based on micro- and nanomechanical oscillators, using the slope detection technique. The lack of sensitivity enhancement is attributed to the fact that thermal forces are not altered by the increase of the quality factor via the fast feedback amplifier. Finally, it is proposed to use the fast feedback amplifier in a different measurement mode to obtain high sensitivity. This consists in the self-excitation of the cantilever without application of a reference driving force, and the measurement of the frequency of the oscillation. Self-excitation of the cantilever produces amplification of the noise and its squeezing around the resonant frequency, hence the oscillation resembles Brownian motion of the cantilever with a superior quality factor. [ABSTRACT FROM AUTHOR]

The small amplitude thermal vibrations of the microcantilever of an atomic force microscope can be enhanced via a delayed feedback system. This is verified experimentally for a triangular cantilever, and modeled theoretically as a boundary value problem resulting in a second order functional differential equation for the temporal behavior of the cantilever. The eigenvalues of the resulting delay differential equation describing the transverse vibrations of the cantilever are calculated and analyzed. These values are compared with the corresponding resonant frequencies predicted by a point mass model and with the experimentally observed values. [ABSTRACT FROM AUTHOR]

Optimal integer‐order transfer function approximation of linear time‐invariant fractional‐order systems (FOS) using a straight‐forward approach is proposed here. The error between the rational approximant and the FOS (commensurate/non‐commensurate/oscillatory types etc.) is minimised directly in the frequency domain, subject to design stability constraints, by using the colliding bodies optimisation (CBO) algorithm. Comparisons with other well‐known metaheuristics regarding the computational time and the design effort expended in parameter tuning justify the efficiency of the proposed method. The CBO‐optimised models achieve a superior solution quality regarding both the magnitude and phase responses in comparison to the reported literature. Analogue circuit implementations of the models using the current feedback operational amplifier are also presented. Simulations carried out in OrCAD PSPICE environment validate the practical efficacy of the proposed models. [ABSTRACT FROM AUTHOR]

This study presents a new low‐voltage fully differential current feedback operational amplifier for ultra‐low‐voltage and low‐power analogue circuit applications. A bulk‐driven technique is used to reduce the supply voltage requirement and also provides a rail‐to‐rail input voltage common‐mode swing. The proposed circuit has been simulated using a TSMC 0.18 µm n‐well CMOS technology with a 0.5 V supply voltage. Simulation results show that the static power consumption of the proposed circuit is 4.7 µW. The proposed circuit has been used to realise fully differential integrators and fully low‐pass/band‐pass second‐order filters to express the performance of the new circuit. [ABSTRACT FROM AUTHOR]

Today’s data center operators deploy network policies in both physical (e.g., middleboxes, switches) and virtualized (e.g., virtual machines on general purpose servers) network function boxes (NFBs), which reside in different points of the network, to exploit their efficiency and agility respectively. Nevertheless, such heterogeneity has resulted in a great number of independent network nodes that can dynamically generate and implement inconsistent and conflicting network policies, making correct policy implementation a difficult problem to solve. Since these nodes have varying capabilities, services running atop are also faced with profound performance unpredictability. In this paper, we propose a Heterogeneous netwOrk Policy Enforcement (HOPE) scheme to overcome these challenges. HOPE guarantees that network functions (NFs) that implement a policy chain are optimally placed onto heterogeneous NFBs such that the network cost of the policy is minimized. We first experimentally demonstrate that the processing capacity of NFBs is the dominant performance factor. This observation is then used to formulate the Heterogeneous Network Policy Placement problem, which is shown to be NP-Hard. To solve the problem efficiently, an online algorithm is proposed. Our experimental results demonstrate that HOPE achieves the same optimality as Branch-and-bound optimization but is 3 orders of magnitude more efficient. [ABSTRACT FROM AUTHOR]

This paper presents a fully self-biased, low-power LNA for neural recordings. Due to the capacitor coupling and low-supply voltage in LNA, the appropriate dc bias voltages for saturating the input transistors NMOS and PMOS of LNA should be separately provided. This paper focuses on the effects of different feedback ways to obtain input dc bias voltage, and proposes a completely self-biased structure to obtain the bias voltage directly from the inner nodes of the circuit. This connected way avoids using extra dc biasing circuit totally, saves capacitor area effectively and reduces the high-pass corner frequency greatly. Furthermore, the proposed method eliminates the likelihood for initial DC latch-up in the traditional way, making the circuit more stable. Simulated in a 0.18-µm CMOS process, the LNA consumes 1.2 µA from a 0.6 V supply, and achieves an input referred noise of 4.98 µVrms (1-10 kHz), corresponding to a noise efficiency factor of 2.13. Simulated CMRR and THD exceed 77 dB and 75 dB, separately. [ABSTRACT FROM AUTHOR]

This paper proposes a novel semi-blind uplink interference suppression scheme for multicell multiuser massive multiple-input multiple-output (MIMO) systems. The inter-cell interference (ICI) becomes intenser when a number of users are spatially multiplexed via massive MIMO. Here arises a pilot contamination problem due to the limitation of orthogonal sequence set and thus inter-user interference (IUI) also remains unsuppressed. Our proposal employs a constant modulus algorithm (CMA) known as a blind interference suppression scheme and exploits channel state information (CSI)-aided minimum mean square error (MMSE) postcoding weight as an initial weight of CMA. Although MMSE weight cannot suppress ICI and IUI due to the pilot contamination, it can help subsequent CMA to capture the desired signals which is required for CMA to effectively work. Since CMA can fully exploit degree of freedom of massive arrays by using uncorrelated data signal part, derived weight successfully suppresses ICI/IUI while resolving the pilot contamination problem. A decision feedback channel estimation (DFCE) is then introduced to further improve CSI estimation accuracy and subsequent interference suppression performance. A series of signal processing, MMSE–CMA–DFCE, can be iteratively performed. The computer simulation reveals that our proposal can improve outage probability and it satisfies below the fifth percentile of cumulative distribution with saved symbol amount. [ABSTRACT FROM AUTHOR]

A study of the non-inverting amplifier based on a two stages CMOS unbuffered current-feedback-operational-amplifier (UCFOA) is proposed in this paper. Using a small-signal equivalent circuit (macro-model) of the non-inverting amplifier, a theoretical explanation of the closed loop gain is given. The opamp phase margin and its bandwidth have been estimated from the quality factor Q of resonance and using a novel description of the UCVFOA input stage called Operational Transconductance Conveyor (OTC). The OTC description can be seen as an extension of type II second generation current conveyors. Based on the fundamental parameters of the proposed OTC, a theoretical approach given in this paper explains how to evaluate precisely the value of the UCFOA compensation capacitance. PSPICE was used to simulate both the theoretical macro-model and the CMOS configuration from a 0.35 μm typical BSIM3V3 transistor models. [ABSTRACT FROM AUTHOR]

Abstract: In this paper, we introduce a simple and well‐defined approach for the design of fast settling amplifiers suitable for switched‐capacitor circuits and characterized by low capacitive loads, in the order of few pico‐farad. In the specific, the design is based on a new Bessel‐like compensation that sets the phase of the closed‐loop amplifier to be linearly related to the frequency, thus emulating the behavior of an ideal delay, like in a Bessel filter. The proposed Bessel‐like approach is validated through the design and the simulation of two 3‐stage amplifiers in a 65‐nm CMOS process. [ABSTRACT FROM AUTHOR]

With M sampling operational amplifiers (op‐amps) in negative feedback, the fast readout zero potential circuit (FRZPC) can simultaneously access M elements in the M × N resistive sensor array with the shared row–column fashion but it suffered from the crosstalk problem caused by the switch‐on resistance of the column multiplexers, the non‐scanned elements and the size of the array. For suppressing the crosstalk problem, the authors[AQ ID=Q2] proposed an improved FRZPC, called IFRZPC, by introducing one more op‐amp in negative feedback to sample the current in the ground to the array direction. Then, in the FRZPC and the IFRZPC, the effects of different parameters of the resistive sensor array and the readout circuit on the measurement accuracy of the elements being tested were simulated using National Instrument Multisim. Simulations and comparative experiments were performed and demonstrated that IFRZPC, though requiring M + 1 op‐amps, M + 1 resistors, and M + 1 sampling channels, could simultaneously access M elements being tested on the same column in the M × N resistive sensor array with a better accuracy. [ABSTRACT FROM AUTHOR]

New realisation scheme of linear voltage‐controlled quadrature oscillator (QO) is proposed. The active building block is electronically tunable (ET) differential voltage current conveyor transconductance (gm) amplifier configured with current feedback amplifier and multiplication mode current conveyor devices. The designs are essentially tuned‐inductor–capacitor oscillator, wherein the electronically variable lossless grounded inductor (L) had been simulated at suitable nodes of the active building block. Subsequently, with slight modification of the block, an ET floating‐lossless immittance function generation is presented. Effects of device port mismatch error and parasitic capacitances are analysed. Albeit sensitivity relative to port mismatch error is negligible, the parasitic components tend to limit the higher‐usable frequency range; appropriate design equations are derived for a true bilinear admittance function realisation and their applications to filter and sinusoid oscillator design are included. Experimental results on the QO with linear fo‐tuning law are satisfactorily verified up to 8.7 MHz at low total harmonic distortion. [ABSTRACT FROM AUTHOR]

In this paper, a novel decorrelation-based concurrent digital predistortion (DPD) solution is proposed for dual-band transmitters (TXs) employing a single wideband power amplifier (PA), and utilizing only a single feedback receiver path. The proposed decorrelation-based parameter learning solution is both flexible and simple, and operates in a closed-loop manner, opposed to the widely applied indirect learning architecture. The proposed decorrelation-based learning and DPD processing can also be effectively applied to more ordinary single carrier/band transmissions, as well as generalized to more than two transmit bands. Through a comprehensive analysis covering both the DPD parameter learning and the main path processing, it is shown that the complexity of the proposed concurrent DPD is substantially lower compared with the other state-of-the-art concurrent DPD methods. Extensive set of simulation and RF measurement results are also presented, using base-station PAs as well as a commercial LTE-Advanced mobile PA, to evaluate and validate the effectiveness of the proposed DPD solution in various real world scenarios, incorporating both single-band and dual-band TX cases. The simulation and RF measurement results demonstrate excellent linearization performance of the proposed concurrent DPD, even outperforming current state-of-the-art methods, despite the significantly lower complexity. [ABSTRACT FROM AUTHOR]

This paper presents a new feedback model that focuses on the synthesis rather than the analysis of feedback amplifiers. First, a single-loop synthesis-oriented feedback model is developed that enables the full synthesis of such amplifiers in a hierarchical and systematic way. This model is subsequently extended to a double-loop synthesis model, so that also feedback amplifiers with a characteristic input or output impedance-employing two feedback loops-can be synthesized through the same systematic approach. That these new models are suitable for synthesis lies in the fact that they map directly to the circuit level, such that the intended, asymptotic behavior as well as the various individual contributors to the deviation from this intended behavior, like finite loop gain, non-ideal input and output impedances of the forward gain block, direct feed-through and attenuations outside the feedback loop(s), are clearly distinguished and can be assigned to the responsible sections of the network. For this purpose, the double-loop synthesis model makes the transfers of the two feedback networks explicitly visible, so that it gives immediate insight in how to design these networks to get the required signal transfer and characteristic impedance. Copyright © 2017 John Wiley & Sons, Ltd. [ABSTRACT FROM AUTHOR]

Based upon the experimental results of the two CFOA-based fully-uncoupled sinusoidal oscillators proposed earlier by Bhaskar-Gupta-Senani-Singh, recently Abuelma’atti and Khalifa issued a caution that the classification of this class of oscillators providing independent control of condition of oscillation (CO) and frequency of oscillation (FO) through separate elements, as fully-uncoupled , does not appear to be correct. In this communication, we present the results of a recheck of the experimental data of Abuelma’atti and Khalifa and show that their experimental results are not repeatable and in most of the cases , the oscillations do not even exist and hence, the measurement data as given by them is misleading. Furthermore, it is shown that the measured oscillation frequencies, as shown by Abuelma’atti and Khalifa in four tables, do not tally with those calculated from their own formula as well as the experimental results taken by us. This communication thus, refutes the claims made in the quoted paper of Abuelma’atti and Khalifa published in this journal earlier. [ABSTRACT FROM AUTHOR]

We address the global stabilization of linear time-invariant (LTI) systems when the magnitude of the control input and its successive time derivatives, up to an arbitrary order p ∈ N, are bounded by prescribed values. We propose a static state feedback that solves this problem for any admissible LTI systems, namely, for stabilizable systems whose internal dynamics has no eigenvalue with a positive real part. This generalizes previous work done for single-input chains of integrators and rotating dynamics. [ABSTRACT FROM AUTHOR]

In this paper, we propose a new approach for the robust design of complementary metal-oxide-semiconductor amplifiers based on settling-time specifications. The approach is based on the definition of the separation factors and on the analysis of their role in the settling time. We define a design strategy for being certain that an OTA satisfies the settling-time constraint under any statistical variation of process or design parameters. The proposed strategy is applied to the transistor level design of a two-stage amplifier and a three-stage one. Simulation results, in good agreement with theory, confirm the validity of the proposed approach. Copyright © 2016 John Wiley & Sons, Ltd. [ABSTRACT FROM AUTHOR]

A linear voltage controlled quadrature oscillator implemented from a first-order electronically tunable all-pass filter (ETAF) is presented. The active element is commercially available current feedback amplifier (AD844) in conjunction with the relatively new Multiplication Mode Current Conveyor (MMCC) device. Electronic tunability is obtained by the control node voltage (V) of the MMCC. Effects of the device nonidealities, namely, the parasitic capacitors and the roll-off poles of the port-transfer ratios of the device, are shown to be negligible, even though the usable high-frequency ranges are constrained by these imperfections. Subsequently the filter is looped with an electronically tunable integrator (ETI) to implement the quadrature oscillator (QO). Experimental responses on the voltage tunable phase of the filter and the linear-tuning law of the quadrature oscillator up to 9.9 MHz at low THD are verified by simulation and hardware tests. [ABSTRACT FROM AUTHOR]

In this paper, broadly tunable dual-mode lasing system is presented and demonstrated based on single-mode Fabry-Pérot laser diode subject to the feedback of one side mode amplified by an erbium-doped fiber amplifier in the external feedback cavity. The spacing between two resonance modes in output lasing spectrum is broadly tuned by introducing differently amplified side mode into the single-mode laser via the external cavity consisted of amplifier, filter, and polarization controller so that two difference frequencies of 1 THz and 0.6 THz are given to display the tunable behavior of dual-mode emission in this work. Therefore, under an external injection mode into the laser condition, the power dependent injection locking and optical bistability of generated dual-mode emission are discussed in detail. At different wavelength detunings, the emitted two resonance modes including the dominant and feedback modes are switched to on- or off-state by selecting proper high-low power level of the external injection mode. As a consequence, the maximum value of achieved dual-mode on-off ratio is as high as up to 45 dB. [ABSTRACT FROM AUTHOR]

The operating cost of islanded microgrids (\rm\mu G s) can be minimized by performing an optimal power sharing among the distributed generators ( \rmDGs). In this study, a plug-and-play optimization scheme (PPOS) for developing nonlinear droop relations is proposed to achieve an optimal power sharing among \rmDGs in islanded \rm\mu Gs. The PPOS constructs optimal nonlinear relations for each \rmDG, which are used as nonlinear droop curves that adjusts the output power of the \rmDG s subsequent to any load variation to minimize the \rm\mu G operating cost effectively. The construction of nonlinear droop relations in the PPOS is performed individually for each DG by optimizing each one against hypothetical \rmDGs. This approach provides an indirect optimization among different \mathbfDG s in the \mu G network and ensures an operating cost minimization irrespective of the {\rm{\mu G\;}} topology. An islanded \rm\mu G topology has been developed and simulated in MATLAB/Simulink environment to verify the effectiveness of the proposed method and the performance of the nonlinear droop control. An experimental study has also been conducted on a {\rm{\mu G\;}}$ test bed to prove the effectiveness of the nonlinear power sharing and to verify the performance of the nonlinear droop control in the {\rm{\mu G\;}} operating cost minimization. [ABSTRACT FROM AUTHOR]

Lossless Feedback Delay Networks (FDNs) are commonly used as a design prototype for artificial reverberation algorithms. The lossless property is dependent on the feedback matrix, which connects the output of a set of delays to their inputs, and the lengths of the delays. Both, unitary and triangular feedback matrices are known to constitute lossless FDNs, however, the most general class of lossless feedback matrices has not been identified. In this contribution, it is shown that the FDN is lossless for any set of delays, if all irreducible components of the feedback matrix are diagonally similar to a unitary matrix. The necessity of the generalized class of feedback matrices is demonstrated by examples of FDN designs proposed in literature. [ABSTRACT FROM PUBLISHER]

We propose a new design, Physical Unclonable Function (PUF) scheme, for the Internet of Things (IoT), which has been suffering from multiple-level security threats. As more and more objects interconnect on IoT networks, the identity of each thing is very important. To authenticate each object, we design an impedance mismatch PUF, which exploits random physical factors of the transmission line to generate a security unique private key. The characteristic impedance of the transmission line and signal transmission theory of the printed circuit board (PCB) are also analyzed in detail. To improve the reliability, current feedback amplifier (CFA) method is applied on the PUF. Finally, the proposed scheme is implemented and tested. The measure results show that impedance mismatch PUF provides better unpredictability and randomness. [ABSTRACT FROM AUTHOR]

This paper presents four new topologies for emulating floating immittance functions. Each circuit uses two or three current-feedback operational-amplifiers (CFOAs) and three passive elements. The proposed topologies can emulate positive/negative lossless and lossy floating inductances, and positive/negative capacitance, resistance and inductance multipliers in addition to floating frequency-dependent positive and negative resistances. The functionality of the proposed circuits is verified using the Advanced Design System software and the AD844 CFOA. The simulation results are in excellent agreement with the theoretical calculations. [ABSTRACT FROM PUBLISHER]

A new concept of a Charge Sensitive Amplifier without a high-value resistor in the feedback loop is presented. Basic spectroscopic parameters of the amplifier coupled to a coaxial High Purity Germanium detector (HPGe) are discussed. The amplifier signal input is realized with an n-channel J-FET transistor. The feedback capacitor is discharged continuously by the second, forward biased n-channel J-FET, driven by an RC low–pass filter. Both the analog—with a standard spectroscopy amplifier and a multi-channel analyzer—and the digital—by applying a Flash Analog to Digital Converter—signal readouts were tested. The achieved resolution in the analog and the digital readouts was 0.17% and 0.21%, respectively, at the Full Width at Half Maximum of the registered 60 Co 1332.5 keV gamma line. [ABSTRACT FROM AUTHOR]

In this paper, a new approach is presented to calculate the stability margin of the discrete systems. It is based on the algorithm for reduced conservatism of eigenvalues and the Gerschgorin circle theorem. The necessary and sufficient condition for conservatism of eigenvalues of matrix is stated and proved mathematically. Moreover, the proposed approach is illustrated with an example and it is compared with the other existing methods. [ABSTRACT FROM AUTHOR]

This paper shows the design of an active patch antenna. First, an analysis of the electric field inside the patch is performed to determine the compatibility of the modes of the patch with the desired feeding. The desired feeding is as a serial two-port resonator, so the suitable mode is the “Mode 1”. Then a linear analysis of the active antenna is performed. In this particular example, it is possible to use the classic Loop Gain Method, but its use is not guaranteed. So, the proposed NDF Method is used because it is independent of the oscillator topology and it is valid without any restriction or proviso. Then a Harmonic Balance analysis is performed and the results are compared with the measurements of a prototype. [ABSTRACT FROM AUTHOR]

ABSTRACT Firstly, a compact current feedback amplifier-based negative impedance converter (CFA-based NIC) was designed and its equivalent circuit was proposed. Secondly, to obtain a stable negative inductor, a stabilization network was developed and combined with the CFA-based NIC. Meanwhile, the stability of the combined circuit was analyzed in detail in the time domain by the method of Routh-Hurwitz criterion (R-H criterion). Finally, the prototype of the designed CFA-based NIC with stabilization network was fabricated. The measurement results had a good agreement with simulated results. The measurement results showed the negative inductivity of the input impedance over a wideband from 50 to 500 MHz. Especially, the equivalent inductor of the present circuit is −3.4 nH ± 10% from 200 to 500 MHz. © 2016 Wiley Periodicals, Inc. Microwave Opt Technol Lett 58:1723-1728, 2016 [ABSTRACT FROM AUTHOR]

The design of fractional-order filters using Current Feedback Operational Amplifiers as active elements, is presented in this paper. The first step of the procedure is the approximation of the fractional-order transfer function by an appropriate integer-order function and the derivation of the corresponding Functional Block Diagram. As a second step, the implementation of the derived Functional Block Diagram is performed through the utilization of integration and summation blocks constructed from Current Feedback Operational Amplifiers. As a design example, a 1+a order (0

A dual-loop feedback broadband low-noise amplifier (LNA) employing second-order inter-modulation distortion (IMD2) cancellation is implemented in an 0.18- \mu \text m silicon-on-insulator (SOI) CMOS technology. The dual-loop feedback configuration stabilizes an input return loss ( S 11 ) of the LNA at the VHF low band around 50 MHz with small dc blocking capacitors. In order to achieve a second-order output-referred intercept point (OIP2) of greater than +50 dBm with reasonably low power consumption, all of the building blocks of the proposed LNA are designed to have a complementary configuration while the body-bias control technique is applied to the inverter-based resistive feedback amplifier. In addition, the peaking inductor is placed inside the feedback loop at the gate of the input transistor to enhance the bandwidth of the LNA. The designed LNA achieves a measured power gain ( S 21 ) of 10.1 dB, a noise figure (NF) of less than 4 dB, and an input return loss ( S 11 ) of greater than 10 dB over frequencies ranging from 50 MHz to 3 GHz. The measurements show a third-order output-referred intercept point (OIP3) of +17.8 dBm and an OIP2 of +53 dBm at 1 GHz. [ABSTRACT FROM PUBLISHER]

The paper presents an analysis of problems associated with the area and power reduction of readout circuits used in multichannel neurobiology experiments, in relation to noise minimization. The noise limits of a single channel considered as a function of the silicon occupation and power consumption are analyzed for an amplifier working with capacitive feedback. The paper also presents an efficient method of noise minimization in multichannel recording systems used in neurobiology experiments, when the power budget and silicon area per single recording channel are strictly limited. The proposed idea was verified in an eight-channel prototype integrated circuit fabricated in CMOS 180 nm process. The prototype IC measurements show that with the use of the proposed method, one can decrease the recording channels’ noise two times with the existing dedicated power and area budget. [ABSTRACT FROM AUTHOR]

This paper proposes two generalised instrumentation amplifier topologies which can operate in voltage, current, transadmittance, and transimpedance mode. Each topology is a two stage structure, wherein an amplifier is used as first stage in the first topology and a converter is employed in the second one. The second stage is difference amplifier for both the structures. The theoretical proposition is verified through operational floating current conveyor (OFCC). The effect of non‐idealities of OFCC on system performance, in particular finite transimpedance and tracking error, is also analysed and corresponding mathematical formulation is presented. The functional verification is performed through SPICE simulation using CMOS‐based implementation of OFCC. The experimental results using current feedback operational amplifier‐based OFCC implementation are also included which are in close agreement with theoretical and simulated results. [ABSTRACT FROM AUTHOR]

In this paper, two proposed bandwidth (BW) extension techniques are discussed and analytically analyzed. The capabilities of the proposed feedback techniques are demonstrated with two design examples of different circuitry, supported by simulation and measurement results. The first design example is a broadband low-power active balun, employing one of the presented feedback techniques. It is capable of operating with a gain of 2.2 dB and BW of more than 70 GHz. The amplitude imbalance is less than 2.4 dB, while the phase imbalance is below 7^\circ up to 60 GHz and 14^\circ up to 70 GHz, consuming a low-power of 29.7 mW. The second design example is a differential three-stage amplifier, incorporating the two techniques, where their combined performance achieves a gain of 54 dB and a 3-dB BW of 25 GHz, resulting in a gain-BW product (GBP) of 12.5 THz, with a power consumption of 180 mW from a 3.3-V supply. The chips are fabricated in a 0.35-\mum SiGe:C bipolar technology with a f_t/ f\max of 200/250 GHz. [ABSTRACT FROM PUBLISHER]