Search

We demonstrate a 36$\times$36 gate electrode crossbar that supports 648 narrow-channel field effect transistors (FET) for gate-defined quantum dots, with a quadratic increase in quantum dot count upon a linear increase in control lines. The crossbar is fabricated on an industrial $^{28}$Si-MOS stack and shows 100% FET yield at cryogenic temperature. We observe a decreasing threshold voltage for wider channel devices and obtain a normal distribution of pinch-off voltages for nominally identical tunnel barriers probed over 1296 gate crossings. Macroscopically across the crossbar, we measure an average pinch-off of 1.17~V with a standard deviation of 46.8 mV, while local differences within each unit cell indicate a standard deviation of 23.1~mV. These disorder potential landscape variations translate to 1.2 and 0.6 times the measured quantum dot charging energy, respectively. Such metrics provide means for material and device optimization and serve as guidelines in the design of large-scale architectures for fault-tolerant semiconductor-based quantum computing.

Spin qubits in quantum dots define an attractive platform for scalable quantum information because of their compatibility with semiconductor manufacturing, their long coherence times, and the ability to operate at temperatures exceeding one Kelvin. Qubit logic can be implemented by pulsing the exchange interaction or via driven rotations. Here, we show that these approaches can be combined to execute a multitude of native two-qubit gates in a single device, reducing the operation overhead to perform quantum algorithms. We demonstrate, at a temperature above one Kelvin, single-qubit rotations together with the two-qubit gates CROT, CPHASE and SWAP. Furthermore we realize adiabatic, diabatic and composite sequences to optimize the qubit control fidelity and the gate time. We find two-qubit gates that can be executed within 67 ns and by theoretically analyzing the experimental noise sources we predict fidelities exceeding 99%. This promises fault-tolerant operation using quantum hardware that can be embedded with classical electronics for quantum integrated circuits., Comment: 7 pages, 5 figures

Quantum computation requires many qubits that can be coherently controlled and coupled to each other. Qubits that are defined using lithographic techniques are often argued to be promising platforms for scalability, since they can be implemented using semiconductor fabrication technology. However, leading solid-state approaches function only at temperatures below 100 mK, where cooling power is extremely limited, and this severely impacts the perspective for practical quantum computation. Recent works on spins in silicon have shown steps towards a platform that can be operated at higher temperatures by demonstrating long spin lifetimes, gate-based spin readout, and coherent single-spin control, but the crucial two-qubit logic gate has been missing. Here we demonstrate that silicon quantum dots can have sufficient thermal robustness to enable the execution of a universal gate set above one Kelvin. We obtain single-qubit control via electron-spin-resonance (ESR) and readout using Pauli spin blockade. We show individual coherent control of two qubits and measure single-qubit fidelities up to 99.3 %. We demonstrate tunability of the exchange interaction between the two spins from 0.5 up to 18 MHz and use this to execute coherent two-qubit controlled rotations (CROT). The demonstration of `hot' and universal quantum logic in a semiconductor platform paves the way for quantum integrated circuits hosting the quantum hardware and their control circuitry all on the same chip, providing a scalable approach towards practical quantum information.

Electrons and holes confined in quantum dots define an excellent building block for quantum emergence, simulation, and computation. In order for quantum electronics to become practical, large numbers of quantum dots will be required, necessitating the fabrication of scaled structures such as linear and 2D arrays. Group IV semiconductors contain stable isotopes with zero nuclear spin and can thereby serve as excellent host for spins with long quantum coherence. Here we demonstrate group IV quantum dot arrays in silicon metal-oxide-semiconductor (SiMOS), strained silicon (Si/SiGe) and strained germanium (Ge/SiGe). We fabricate using a multi-layer technique to achieve tightly confined quantum dots and compare integration processes. While SiMOS can benefit from a larger temperature budget and Ge/SiGe can make ohmic contact to metals, the overlapping gate structure to define the quantum dots can be based on a nearly identical integration. We realize charge sensing in each platform, for the first time in Ge/SiGe, and demonstrate fully functional linear and two-dimensional arrays where all quantum dots can be depleted to the last charge state. In Si/SiGe, we tune a quintuple quantum dot using the N+1 method to simultaneously reach the few electron regime for each quantum dot. We compare capacitive cross talk and find it to be the smallest in SiMOS, relevant for the tuning of quantum dot arrays. These results constitute an excellent base for quantum computation with quantum dots and provide opportunities for each platform to be integrated with standard semiconductor manufacturing., Comment: Main text: 8 pages, 6 figures. Supporting Info: 5 pages, 3 figures

Extremely long coherence times, excellent single-qubit gate fidelities and two-qubit logic have been demonstrated with silicon metal-oxide-semiconductor spin qubits, making it one of the leading platforms for quantum information processing. Despite this, a long-standing challenge in this system has been the demonstration of tunable tunnel coupling between single electrons. Here we overcome this hurdle with gate-defined quantum dots and show couplings that can be tuned on and off for quantum operations. We use charge sensing to discriminate between the (2,0) and (1,1) charge states of a double quantum dot and show excellent charge sensitivity. We demonstrate tunable coupling up to 13 GHz, obtained by fitting charge polarization lines, and tunable tunnel rates down to below 1 Hz, deduced from the random telegraph signal. The demonstration of tunable coupling between single electrons in a silicon metal-oxide-semiconductor device provides significant scope for high-fidelity two-qubit logic toward quantum information processing with standard manufacturing., Comment: 6 pages, 3 figures

We investigate the structural and quantum transport properties of isotopically enriched $^{28}$Si/$^{28}$SiO$_2$ stacks deposited on 300 mm Si wafers in an industrial CMOS fab. Highly uniform films are obtained with an isotopic purity greater than 99.92\%. Hall-bar transistors with an equivalent oxide thickness of 17 nm are fabricated in an academic cleanroom. A critical density for conduction of $1.75\times10^{11}$ cm$^{-2}$ and a peak mobility of 9800 cm$^2$/Vs are measured at a temperature of 1.7 K. The $^{28}$Si/$^{28}$SiO$_2$ interface is characterized by a roughness of $\Delta=0.4$ nm and a correlation length of $\Lambda=3.4$ nm. An upper bound for valley splitting energy of 480 $\mu$eV is estimated at an effective electric field of 9.5 MV/m. These results support the use of wafer-scale $^{28}$Si/$^{28}$SiO$_2$ as a promising material platform to manufacture industrial spin qubits., Comment: 5 pages, 3 figures

We investigate the magnetic field and temperature dependence of the single-electron spin lifetime in silicon quantum dots and find a lifetime of 2.8 ms at a temperature of 1.1 K. We develop a model based on spin-valley mixing and find that Johnson noise and two-phonon processes limit relaxation at low and high temperature respectively. We also investigate the effect of temperature on charge noise and find a linear dependence up to 4 K. These results contribute to the understanding of relaxation in silicon quantum dots and are promising for qubit operation at elevated temperatures., Comment: 8 pages, 6 figures

Recent advances in quantum error correction (QEC) codes for fault-tolerant quantum computing \cite{Terhal2015} and physical realizations of high-fidelity qubits in a broad range of platforms \cite{Kok2007, Brown2011, Barends2014, Waldherr2014, Dolde2014, Muhonen2014, Veldhorst2014} give promise for the construction of a quantum computer based on millions of interacting qubits. However, the classical-quantum interface remains a nascent field of exploration. Here, we propose an architecture for a silicon-based quantum computer processor based entirely on complementary metal-oxide-semiconductor (CMOS) technology, which is the basis for all modern processor chips. We show how a transistor-based control circuit together with charge-storage electrodes can be used to operate a dense and scalable two-dimensional qubit system. The qubits are defined by the spin states of a single electron confined in a quantum dot, coupled via exchange interactions, controlled using a microwave cavity, and measured via gate-based dispersive readout \cite{Colless2013}. This system, based entirely on available technology and existing components, is compatible with general surface code quantum error correction \cite{Terhal2015}, enabling large-scale universal quantum computation.