Search

Your search keyword '"Cristal Kestelman, Adrián"' showing total 217 results

Search Constraints

Start Over You searched for: Author "Cristal Kestelman, Adrián" Remove constraint Author: "Cristal Kestelman, Adrián"
217 results on '"Cristal Kestelman, Adrián"'

Search Results

1. Efficient hardware acceleration of deep neural networks via arithmetic complexity reduction

2. Sargantana: an academic SoC RISC-V processor in 22nm FDSOI technology

3. Optimizing checkpointing techniques for machine learning frameworks

4. Mix-GEMM: An efficient HW-SW architecture for mixed-precision quantized deep neural networks inference on edge devices

5. Vitruvius+: An area-efficient RISC-V decoupled vector coprocessor for high performance computing applications

6. Mix-GEMM: An efficient HW-SW Architecture for Mixed-Precision Quantized Deep Neural Networks Inference on Edge Devices

7. DVINO: A RISC-V vector processor implemented in 65nm technology

8. Testbench development and performance bottleneck analysis of the cache coherence protocols in multiprocessor systems based on the RISC-V Lagarto architecture

9. Adaptable register file organization for vector processors

10. Adaptable register file organization for vector processors

11. Can we trust undervolting in FPGA-based deep learning designs at harsh conditions?

12. BiSon-e: a lightweight and high-performance accelerator for narrow integer linear algebra computing on the edge

13. MoRS: An approximate fault modelling framework for reduced-voltage SRAMs

14. Towards Zero-Waste Recovery and Zero-Overhead Checkpointing in Ensemble Data Assimilation

15. VIA: a smart scratchpad for vector units with application to sparse matrix computations

16. Towards zero-waste recovery and zero-overhead checkpointing in ensemble data assimilation

17. Understanding power consumption and reliability of high-bandwidth memory with voltage underscaling

18. VIA: A smart scratchpad for vector units with application to sparse matrix computations

19. Exceeding conservative limits: A consolidated analysis on modern hardware margins

20. An academic RISC-V silicon implementation based on open-source components

21. A multithreading RISC-V implementation for Lagarto Architecture

22. LEGaTO: Low-energy, secure, and resilient toolset for heterogeneous computing

23. A RISC-V simulator and benchmark suite for designing and evaluating vector architectures

24. An experimental study of reduced-voltage operation in modern FPGAs for neural network acceleration

25. On the resilience of deep learning for reduced-voltage FPGAs

26. Experimental study of aggressive undervolting in FPGAs

27. TauRieL: targeting Traveling Salesman Problem with deep reinforcement learning

28. Ground-truth prediction to accelerate soft-error impact analysis for iterative methods

29. A novel FPGA-based high throughput accelerator for binary search trees

30. From FPGA to ASIC: A RISC-V processor experience

31. On the Resilience of RTL NN Accelerators: Fault Characterization and Mitigation

32. Advanced analytics through FPGA based query processing and deep reinforcement learning

33. Evaluating built-in ECC of FPGA on-chip memories for the mitigation of undervolting faults

34. Low Energy DRAM Controller for Computer Systems

35. Fault Characterization Through FPGA Undervolting

36. Comprehensive Evaluation of Supply Voltage Underscaling in FPGA on-Chip Memories

37. Memory controller for vector processor

38. Exploring the capabilities of support vector machines in detecting silent data corruptions

39. LEGaTO: towards energy-efficient, secure, fault-tolerant toolset for heterogeneous computing

40. EMVS: Embedded Multi Vector-core System

41. A Demo of FPGA Aggressive Voltage Downscaling: Power and Reliability Tradeoffs

42. Aggressive undervolting of FPGAs : power & reliability trade-offs

43. Vector processing-aware advanced clock-gating techniques for low-power fused multiply-add

44. A general guide to applying machine learning to computer architecture

45. Machine learning performance prediction model for heterogeneous systems

46. Leveraging FPGAs to accelerate the query processing of SQL-based databases

48. An integrated vector-scalar design on an in-order ARM core

49. Determinism at standard-library level in TM-based applications

50. Accelerating Hash-Based Query Processing Operations on FPGAs by a Hash Table Caching Technique

Catalog

Books, media, physical & digital resources