1. A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution
- Author
-
Ralph K. Cavin, Wentai Liu, W.A.M. Van Noije, Thomas A. Hughes, and C.T. Gray
- Subjects
CMOS ,Sampling resolution ,Computer science ,business.industry ,Bandwidth (signal processing) ,Hardware_INTEGRATEDCIRCUITS ,Electrical engineering ,Electronic engineering ,Waveform ,Sampling (statistics) ,Electrical and Electronic Engineering ,business ,Hardware_LOGICDESIGN - Abstract
This paper presents a technique and circuitry for high-resolution sampling of a digital waveform. Very fine sampling resolution is achieved by simultaneously propagating both data and clock signals through delay elements in such a way that resolution is controlled by the difference in the delay of clock and data signals. Delay units were designed using biased CMOS and differential CMOS inverters. A sampler circuit with 64 stages has been fabricated in 1.2 /spl mu/m CMOS technology, and test results show a bandwidth of up to 1 Gb/s for the input data and a sampling resolution externally adjustable between 25 and 250 ps. The fabricated circuit has shown sampling stability, monotonicity in sampling, and uniformity in sampling resolution. >
- Published
- 1994