301. FPGA fabric conscious architecture design and automation of speed-area efficient Margolus neighborhood based cellular automata with variegated scan path insertion.
- Author
-
Palchaudhuri, Ayan, Anand, Digvijay, and Dhar, Anindya Sundar
- Subjects
- *
FIELD programmable gate arrays , *ARCHITECTURAL design , *CELLULAR automata , *NEIGHBORHOODS , *FINITE state machines - Abstract
Optimized Field Programmable Gate Array (FPGA) implementation of Cellular Automata (CA) for high speed design requires knowledge of the platform specific logic cell architecture. In this paper, we have proposed architectures and design automation of a particular class of CA, essentially a Finite State Machine (FSM), which obey rules governed by principles of Margolus neighborhood. Under this proposition, the inputs to the next state function of the FSM for every CA cell alternates between two sets of data in every successive clock cycle. Careful choice of logic elements and their compact placement was ensured for speed-area efficient implementation. Variants of scan insertion were carried out for fault localization by properly utilizing the logic cells realizing the original Margolus CA, so that area-delay overhead is minimized. We outperform behavioral or register transfer level (RTL) based descriptions for CA implementations, expressed through conventional higher levels of abstraction, with respect to delay and occupancy count of logic slices. • Speed-area efficient architectures for 2D Margolus neighborhood based CA are proposed. • Placement directives are issued to ensure physical adjacency among neighboring cells. • Scan architectures for seeding and testability were integrated without overhead. • The synthesizable hardware descriptions were generated through design automation. • Proposed CA architectures outperform behavioral implementations in speed and area. [ABSTRACT FROM AUTHOR]
- Published
- 2022
- Full Text
- View/download PDF