3,876 results on '"Wilson, Ron"'
Search Results
202. Design teams pick their IP
203. Escape the tangle of litigation
204. Benchmarking body to probe at system level
205. Designers quietly tap async practices
206. CMOS, biochips to share ISSCC bill
207. Infineon split tracks new market realities
208. ARCHITECTURES -- MCUs bulk up for tasks once handled by ASSPs
209. DSPs draw in power savers
210. Modern corporations may pay lip service, but they don't truly heed management guru's vision -- Misreading Drucker's bequest
211. PROGRAMMABLE LOGIC -- FPGA line adds a mode for low-power designs
212. In consumer era, your paradigm is dead
213. ARCHITECTURES -- Pixel innovations boost phone cams
214. Neurochip effort's aim: demystify Alzheimer's
215. Coincidence, compromise and C
216. C link remains frayed in hardware design flows -- C models are not fully integrated into a system-level flow; instead, they serve as point tools for exploring algorithms and partitioning before the real hardware design begins
217. Supercores won't be easy to fabricate -- ARM CPU raises 1-GHz implementation questions
218. The next step in benchmarks
219. First, learn all the categories
220. Designers talk about fitting cores
221. IP selection
222. Foundries cross design line
223. Startup upends reticle enhancement
224. Venturing out to find the best VCs
225. Superb automotive-engineering efforts will help, but humans must behave rationally behind the wheel -- Whizzy cars, dizzy drivers
226. ADI extends Blackfin DSP for high-speed video
227. UMC sees SoC driving 90 nm's growth -- With wafers already topping 100,000, foundry expects technology to outdo 130 nm
228. ASIC makers piece together their options -- Overhaul of business model is under way
229. SIA steps into research gap -- New group will sound the siren, lobby for funding
230. IC makers face promise, peril in digital video
231. Rad-tolerant FPGA preps for launch
232. Path to hydrogen splits drive train engineers
233. Startup funds go private
234. Speeds grow for configurable CPUs
235. Detailed specs released on Cell CPU
236. CPUs take parallel turn at Hot Chips
237. Constructing the perfect chip -- While transistors are plentiful for tough performance applications, engineers must pick from a wide range of possible architectures to realize an optimal design
238. Stacked package fits mobile profile
239. Digital synthesis enables complete clock control
240. Constructing the next transistor
241. When infrastructure is essence: Open-Silicon automates the flow
242. SiGe process heralds fast RF -- IBM BiCMOS tech tackles next-gen apps in comms, automotive
243. Chip spearheads customizable IP
244. Handset integration strategies vary
245. Engineer's stint feeds comic of the cubicled
246. Immersion tools lead 45-nm lithography wave
247. Actel bulks up FPGA as system-chip
248. Hot Chips' message: It's the bandwidth
249. Export license flap spotlights multinational risks
250. The RISC that did not pay off
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.