Search

An instruction scheduler utilizes code reordering techniques for generating schedules in which instructions can be issued without delays. In order to perform code reordering across branches, code motion is performed that hoists some instructions above branches and sinks others below branches. Following code reordering, compensation code must be introduced in order to preserve program semantics. In this paper, we demonstrate that several important code optimizations can be performed as a side-effect of generating compensation code. These optimizations include partial redundancy elimination, partial dead code elimination, elimination of redundant loads and elimination of dead stores. We demonstrate how existing data-flow frameworks for these optimizations can be extended for generating optimized compensation code.

Despite extensive theoretical work on process-calculi, virtual machine specifications and implementations of actual computational models are still scarce.

(1967). Computer Code Abstract: PDQ-7. Nuclear Science and Engineering: Vol. 30, No. 1, pp. 155-155.