Search

The system represented during this paper uses 3 matrix converters and a high frequency electrical device to attain isolation and voltage transformation from primary to secondary aspect. Two matrix converters manufacture high frequency voltage across a transformer, with open all over primary. a 3rd matrix device converts the high frequency cut voltage to line frequency. The non-idealities like outflow inductance of the electrical device have a big impact on the device performance. This paper studies the impact of outflow inductance on the regulation of the output voltage of the device. The simulation study has been carried out in SIMULINK and also the results are presented.

This paper overcomes the security problems in Wireless Sensor Networks by introducing energy through external batteries and increases the lifetime of sensor networks and detects the black hole attack in routing from source to destination and provides the solution through public key encryption through message digest algorithm. It improves the detection of black hole and packet transmission in network. Simulation results obtained shows the detection of black hole attack using qos parameters such as Packet delivery ratio, end to end delay throughput.

Adders form an almost obligatory component of every contemporary integrated circuit. The primary requirement of the adder is that it is fast and efficient in terms of power consumption and chip area. In this paper we design a CMOS Logic based Carry Save adder and Modified carry save adder and to deliver with 250 nm, 65nm technology with low power by replacing the architecture for minimal power utilization.

In this paper, a new method of respiratory rate monitoring and Lung-disease analysis are done using Lab VIEW. The respiratory rate of the lung-disease patients are being measured using visual assessment method. This method provides approximate value of respiratory rate, which is not suitable to analyze the lung-based diseases.

Denial of-Service attack specifically is a danger to remote systems. It is an assault in which the essential objective is to deny the honest to goodness client's access to the assets. A node is kept from getting and sending information packets to its destinations. The issue with the remote sensor systems is that it is difficult to recognize typical breaking down and attacks. The fundamental target is to discover the Denial-of-Service attack created by the interlopers. For this we propose a coordinating rundown approach (CRA) for IDS framework in which every node screens the neighbor nodes in the system to identify the interlopers so that the gatecrasher node can't get to the administration in future. The results discussed here is to show the usage of the bandwidth by the misbehaving nodes will be effectively high of all the other nodes in the network.

In Digital Signal Processing, different algorithms are used to perform various functions, out of which Fast Fourier Transform is an important algorithm which is used in linear filtering, spectrum analysis, etc. FFT computation involves (Nlog2N) multiplication and (N/2 log2N) addition operations. So multiplier structure plays an important role in FFT processor configuration. In this paper a high speed FFT processor using Vedic mathematics is proposed in which a novel 4: 2, 5: 2 and 7: 2 compressors are used to perform the partial product addition. It is shown that the proposed compressor based multiplier is faster than the existing multiplier. Also it is shown that the FFT processor using this compressor based multiplier achieves less area complexity and High speed computation.