354 results on '"Hiroyuki Takizawa"'
Search Results
52. Performance Estimation of Deeply Pipelined Fluid Simulation on Multiple FPGAs with High-speed Communication Subsystem.
53. Automatic Hyperparameter Tuning of Machine Learning Models under Time Constraints.
54. Investigating the Effects of Dynamic Thread Team Size Adjustment for Irregular Applications.
55. Preconditioner Auto-Tuning Using Deep Learning for Sparse Iterative Algorithms.
56. The Impacts of Locality and Memory Congestion-aware Thread Mapping on Energy Consumption of Modern NUMA Systems.
57. Performance Evaluation of Different Implementation Schemes of an Iterative Flow Solver on Modern Vector Machines.
58. Scalability Analysis of Deeply Pipelined Tsunami Simulation with Multiple FPGAs.
59. Vectorization-Aware Loop Optimization with User-Defined Code Transformations.
60. Performance and Power Analysis of SX-ACE Using HP-X Benchmark Programs.
61. A Customizable Auto-Tuning Scenario with User-Defined Code Transformations.
62. Optimizing Energy Consumption on HPC Systems with a Multi-Level Checkpointing Mechanism.
63. A Memory Congestion-Aware MPI Process Placement for Modern NUMA Systems.
64. Designing an Open Database of System-Aware Code Optimizations.
65. An Application-Level Incremental Checkpointing Mechanism with Automatic Parameter Tuning.
66. Enhancing Memory Bandwidth in a Single Stream Computation with Multiple FPGAs.
67. Xevolver: A code transformation framework for separation of system-awareness from application codes.
68. A Machine Learning-Based Approach for Selecting SpMV Kernels and Matrix Storage Formats.
69. A Code Selection Mechanism Using Deep Learning.
70. A Directive Generation Approach Using User-Defined Rules.
71. Xevdriver: A Software System Supporting XML-based Source-to-Source Code Transformations on Fortran Programs.
72. The Importance of Dynamic Load Balancing among OpenMP Thread Teams for Irregular Workloads.
73. A User-Defined Code Transformation Approach to Overlapping MPI Communication with Computation.
74. A Directive Generation Approach to High Code-Maintainability for Various HPC Systems.
75. Toward Dynamic Load Balancing across OpenMP Thread Teams for Irregular Workloads.
76. Potential of a modern vector supercomputer for practical applications: performance evaluation of SX-ACE.
77. Energy-Performance Modeling of Speculative Checkpointing for Exascale Systems.
78. Xevtgen: Fortran Code Transformer Generator for High Performance Scientific Codes.
79. Migration of an Atmospheric Simulation Code to an OpenACC Platform Using the Xevolver Framework.
80. A Case Study of User-Defined Code Transformations for Data Layout Optimizations.
81. A Verification Framework for Streamlining Empirical Auto-Tuning.
82. OpenCL-like offloading with metaprogramming for SX-Aurora TSUBASA.
83. Translation of Large-Scale Simulation Codes for an OpenACC Platform Using the Xevolver Framework.
84. Xevtgen: Fortran code transformer generator for high performance scientific codes.
85. A Platform-Specific Code Smell Alert System for High Performance Computing Applications.
86. Automatic Parameter Tuning of Hierarchical Incremental Checkpointing.
87. An Approach to Customization of Compiler Directives for Application-Specific Code Transformations.
88. On-chip checkpointing with 3D-stacked memories.
89. Xevolver: An XML-based code translation framework for supporting HPC application migration.
90. A Compiler-Assisted OpenMP Migration Method Based on Automatic Parallelizing Information.
91. An energy-efficient dynamic memory address mapping mechanism.
92. A Task-Parallel Runtime for Heterogeneous Multi-node Vector Systems
93. Xevolver for Performance Tuning of C Programs
94. An Advantage Actor-Critic Deep Reinforcement Learning Method for Power Management in HPC Systems
95. Equivalence Checking of Code Transformation by Numerical and Symbolic Approaches
96. Toward Building a Digital Twin of Job Scheduling and Power Management on an HPC System
97. Towards Priority-Flexible Task Mapping for Heterogeneous Multi-core NUMA Systems
98. Identification and Elimination of Platform-Specific Code Smells in High Performance Computing Applications.
99. FLEXII: A Flexible Insertion Policy for Dynamic Cache Resizing Mechanisms.
100. A Light-Weight Rollback Mechanism for Testing Kernel Variants in Auto-Tuning.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.