551. Yield enhancement with DFM
- Author
-
Paek, Seung Weon, Kang, Jae Hyun, Ha, Naya, Kim, Byung-Moo, Jang, Dae-Hyun, Jeon, Junsu, Kim, DaeWook, Chung, Kun Young, Yu, Sung-eun, Park, Joo Hyun, Bae, SangMin, Song, DongSup, Noh, WooYoung, Kim, YoungDuck, Song, HyunSeok, Choi, HungBok, Kim, Kee Sup, Choi, Kyu-Myung, Choi, Woonhyuk, Jeon, JoongWon, Lee, JinWoo, Kim, Ki-Su, Park, SeongHo, Chung, No-Young, Lee, KangDuck, Hong, YoungKi, and Kim, BongSeok
- Abstract
A set of design for manufacturing (DFM) techniques have been developed and applied to 45nm, 32nm and 28nm logic process technologies. A noble technology combined a number of potential confliction of DFM techniques into a comprehensive solution. These techniques work in three phases for design optimization and one phase for silicon diagnostics. In the DFM prevention phase, foundation IP such as standard cells, IO, and memory and P&R tech file are optimized. In the DFM solution phase, which happens during ECO step, auto fixing of process weak patterns and advanced RC extraction are performed. In the DFM polishing phase, post-layout tuning is done to improve manufacturability. DFM analysis enables prioritization of random and systematic failures. The DFM technique presented in this paper has been silicon-proven with three successful tape-outs in Samsung 32nm processes; about 5% improvement in yield was achieved without any notable side effects. Visual inspection of silicon also confirmed the positive effect of the DFM techniques.
- Published
- 2012
- Full Text
- View/download PDF