1. A Charge Pump Current Mismatch Compensation Design for Sub-Sampling PLL.
- Author
-
Wang, Hao and Momeni, Omeed
- Abstract
A current mismatch compensation structure for SSPLL charge pump (CP) is proposed and implemented in a low-power 40.5GHz frequency synthesizer. Transistor’s channel-length-modulation (CLM) effect induces SSPLL loop gain distortion and decreases VCO control voltage (V
ctrl ) locking range (LR). The proposed compensated CP uses feedback loops to cancel the CLM effect and hence extends Vctrl LR from 0.50V to 0.75V under a 1V supply, without degrading SSPLL noise performance. As a result of the more efficient use of Vctrl range, VCO capacitor bank setup number is reduced from 10 to 7 to cover the same 10% total tuning range. Due to the low-power dividerless structure with sub-sampling lock detector (SSLD) for frequency acquisition, the SSPLL with the proposed compensated CP consumes only 9.5mW power with 192fs RMS jitter. [ABSTRACT FROM AUTHOR]- Published
- 2021
- Full Text
- View/download PDF