1. Floor Planning of 3D IC Design Using Hybrid Multi-verse Optimizer
- Author
-
Pandiaraj Kadarkarai, Jeya Prakash Kadambarajan, and Sivakumar Pothiraj
- Subjects
Mathematical optimization ,Computer science ,Process (computing) ,Three-dimensional integrated circuit ,020206 networking & telecommunications ,02 engineering and technology ,Integrated circuit design ,3d ic design ,Computer Science Applications ,Component (UML) ,0202 electrical engineering, electronic engineering, information engineering ,020201 artificial intelligence & image processing ,Node (circuits) ,Electrical and Electronic Engineering ,Layer (object-oriented design) ,Computer communication networks - Abstract
Several research works have been undergone in the 3D IC floor planning concepts due to its higher demand and technological improvement. Floor planning is a complex step when there is a more number of a component on each layer of IC. Even though several researches have been done in this area, the optimization process is still not satisfied with the use of traditional mechanisms. Consequently, there is a need for effective optimization procedure in IC design. Hence, in this proposed work, hybrid multi verse optimizer floor planning is utilized where the node coordinates and dimensions are adjusted to attain the optimized floor planning with minimal wire length and area using best universes.
- Published
- 2021
- Full Text
- View/download PDF