Search

Cascaded H-Bridges Multilevel Inverters are an innovative and promising solution in different application fields. This topology allows obtaining an improvement in the performance (e.g. reduced harmonic content, the low voltage stress on power components, and high efficiency) in respect to the traditional two-level inverters. In this context, the Multicarrier-PWM strategies play an important role thanks to their features. This paper presents an experimental investigation on the performance of a three-phase five-level Cascaded H-Bridge inverter by using different PWM modulation strategies. In particular, the paper is focused on the experimental validation of the main features of Multicarrier PWM taken into account by varying the modulation index and the switching frequency.

In this paper cascaded H-bridges (CHB) 13-level inverters are considered and a particular pulse amplitude modulation (PAM) strategy is introduced to mitigate or eliminate many harmonic components on the output voltage, in order to obtain low Total Harmonic Distortion (THD) factor. This procedure defines different dc voltage sources and sets of six switching angles, depending on an integer parameter $q$ belonging to the close interval $I=[11, 15]$ . The obtained THD doesn't depend on modulation index $m$ . The control of $m$ is made by changing the dc voltage sources that depend linearly on m, while the switching angles remain constant. An investigation about the role of the $q$ parameter on the performances of the CHB 13-level inverter, in terms of mitigated/eliminated harmonics and THD, is shown.

The power quality requirements are increasingly stringent, due to the continuous growth of devices connected to the grid that introduce harmonics. These devices include DC to AC energy conversion systems, i.e. grid connected inverters. The design, control and operation of these systems must take into account the rules of interconnection to the electricity grid. To improve the quality of the output waveform of the grid-connected inverter, Multilevel Converters (MC) with selective harmonic elimination modulation technique can be used. This paper presents a single-phase nine level grid-connected inverter with DC/DC input stages. The obtained switching angles for THD minimization are independent of the modulation index. The proposed control technique is able to regulate both the active and the reactive power, acting respectively on the control of the DC/DC and the inverter stages.

The FPGA represents a valid solution for the design of control systems for inverters adopted in the field of PV systems because of their high flexibility of use. This paper presents an experimental analysis of the MC SPWM techniques for a three-phase, five-level, cascaded H-Bridge inverter with FPGA controller-based. Several control algorithms are implemented by means of the VHDL programming language and the output voltage waveforms obtained from the main PWM techniques are compared in terms of THD%. Simulation and experimental results are analysed, compared and discussed.

This paper presents an overview and experimental analysis of the MC SPWM techniques for single-phase cascaded H-bridge inverter. The multilevel power converters are an alternative to traditional converters known as “three-level converters”. The voltage waveforms and the related frequency spectra, which have been obtained by simulation analysis in Matlab-Simulink environment, are here reported for all the proposed modulation techniques. The simulation results have been experimentally validated through means of a DC/AC, five-level, single-phase converter prototype with an appropriate test bench.

This paper presents an investigation and a comprehensive analysis on fault operations in a conventional three-phase voltage source inverter. After an introductory section dealing with power converter reliability and fault analysis issues in power electronics, a generalized switching function accounting for both healthy and faulty conditions and an easy and feasible method to embed fault diagnosis and reconfiguration within the control algorithm are introduced. The proposed system has simple and compact implementation. Experimental results operating both at open- and closed-loop current control, obtained using a test bench realized using a dSPACE system and the fault-tolerant inverter prototype demonstrate that the proposed solution is effective and feasible and makes all faults easily managed by the controller itself.