1. Floorplanning With Wire Pipelining in Adaptive Communication Channels.
- Author
-
Casu, Mario R. and Macchiarulo, Luca
- Subjects
- *
DATA pipelining , *DOMESTIC architecture design & construction , *SYSTEMS on a chip , *BENCHMARKING (Management) , *INTEGRATED circuits , *COMPUTER systems - Abstract
The recent shift toward wire pipelining (WP) mandated by technological factors has attracted attention toward latency-controlled floorplanning. However, no systematic study has been published so far that takes into account block and logic-delay limitations. This paper aims at filling the gap by showing that block delay can limit and possibly prevent any real gain WP might promise. In this paper, the authors also show how a modified adaptive WP scheme, on the other hand, allows relevant gains. They built a SoC floorplanner based on the use of adaptive and nonadaptive WP, which optimizes the data rate, taking block delay into account. The results of new and old WP techniques applied on benchmarks and on an MPEG decoder are compared to the optimal results obtained when no WP is employed. [ABSTRACT FROM AUTHOR]
- Published
- 2006
- Full Text
- View/download PDF