44 results on '"Phillip J. Restle"'
Search Results
2. The 12-Core POWER8™ Processor With 7.6 Tb/s IO Bandwidth, Integrated Voltage Regulation, and Resonant Clocking
- Author
-
Yong Kim, Keith A. Jenkins, David W. Siljenberg, Steve Baumgartner, Jason D. Hibbeler, Kevin Stawiasz, Daniel M. Dreps, Zeynep Toprak-Deniz, Donald W. Plass, James D. Warnock, Michael A. Sperling, Joshua Friedrich, David William Boerstler, Phillip J. Restle, Gregory Scott Still, R. P. Robertazzi, George English, Paul H. Muench, Eric Fluhr, Juergen Pille, Jose Angel Paredes, Anne E. Gattiker, John F. Bulzacchelli, David Shan, Ryan Nett, Glen A. Wiedemeier, Victor Zyuban, Tilman Gloekler, Christopher Gonzalez, and Timothy Diemoz
- Subjects
Engineering ,business.industry ,Logic gate ,Bandwidth (signal processing) ,Electronic engineering ,POWER8 ,CPU core voltage ,Voltage regulation ,Voltage regulator ,Cache ,Electrical and Electronic Engineering ,business ,Electrical efficiency - Abstract
POWER8™ is a 12-core processor fabricated in IBM's 22 nm SOI technology with core and cache improvements driven by big data applications, providing 2.5× socket performance over POWER7+™. Core throughput is supported by 7.6 Tb/s of off-chip I/O bandwidth which is provided by three primary interfaces, including two new variants of Elastic Interface as well as embedded PCI Gen-3. Power efficiency is improved with several techniques. An on-chip controller based on an embedded PowerPC™ 405 processor applies per-core DVFS by adjusting DPLLs and fully integrated voltage regulators. Each voltage regulator is a highly distributed system of digitally controlled microregulators, which achieves a peak power efficiency of 90.5%. A wide frequency range resonant clock design is used in 13 clock meshes and demonstrates a minimum power savings of 4%. Power and delay efficiency is achieved through the use of pulsed-clock latches, which require statistical validation to ensure robust yield.
- Published
- 2015
3. 26.2 Power supply noise in a 22nm z13™ microprocessor
- Author
-
Michael Stephen Floyd, Alper Buyuktosunoglu, Phillip J. Restle, Richard F. Rizzolo, Gerard M. Salem, Preetham M. Lobo, Thomas Strach, Divya Pathak, Pierce I-Jen Chuang, S. Carey, Otto Torreiter, Christos Vezyrtzis, Malcolm Scott Ware, Ramon Bertran, and Tobias Webel
- Subjects
010302 applied physics ,Engineering ,Noise measurement ,business.industry ,020208 electrical & electronic engineering ,Electrical engineering ,02 engineering and technology ,Voltage regulator module ,Chip ,01 natural sciences ,Noise (electronics) ,law.invention ,Microprocessor ,Backplane ,law ,0103 physical sciences ,0202 electrical engineering, electronic engineering, information engineering ,Electronic engineering ,System on a chip ,business ,Electronic circuit - Abstract
Successful power supply noise mitigation requires a system-level approach that includes design and modeling of the mitigation circuits with the power delivery network (PDN) on the chip, the chip module, the backplane, and the voltage regulator module (VRM). Traditionally, periodic square-wave activity patterns with all cores in sync, which yield low-frequency (LF) or mid-frequency (MF) impedance peaks associated with the backplane and chip/module, respectively, are considered to give rise to the worst case power supply noise. However, voltage droops that are both deeper and faster at a single victim core are created when cores change activity in more complicated patterns, termed as perfect storms in this work. These patterns excite high-frequency (HF) modes that are not stimulated when all cores switch simultaneously, and require an accurate model of the packaged chip, including effective core-to-core inductances due to currents traveling between cores through low-resistance module planes.
- Published
- 2017
4. 26.5 Adaptive clocking in the POWER9™ processor for voltage droop protection
- Author
-
Pawel Owczarczyk, Michael A. Sperling, Pierce Chuang, Phillip J. Restle, Joshua Friedrich, Christos Vezyrtzis, Timothy Diemoz, Paul H. Muench, Eric Fluhr, and Michael Stephen Floyd
- Subjects
010302 applied physics ,Engineering ,business.industry ,020208 electrical & electronic engineering ,Transistor ,Clock rate ,Hardware_PERFORMANCEANDRELIABILITY ,02 engineering and technology ,01 natural sciences ,law.invention ,Power (physics) ,Threshold voltage ,law ,0103 physical sciences ,Timing margin ,DPLL algorithm ,Hardware_INTEGRATEDCIRCUITS ,0202 electrical engineering, electronic engineering, information engineering ,Electronic engineering ,Voltage droop ,business ,Jitter - Abstract
Increasing transistor counts in modern processors can create instantaneous changes in current, driving nanosecond-speed supply voltage (V DD ) droops that require extra guardband for correct product operation. The POWER9 processor uses an adaptive clock strategy to reduce timing margin needed during power supply droop events by embedding analog voltage-droop monitors (VDMs) that direct a digital phase-locked loop (DPLL) to immediately reduce clock frequency in response.
- Published
- 2017
5. Thermal analysis of multi-layer functional 3D logic stacks
- Author
-
Christian Bergeron, Michael R. Scheuermann, R. P. Robertazzi, M. Wordeman, S. Tian, Christy S. Tyberg, Joel Abraham Silberman, H. Jacobson, and Phillip J. Restle
- Subjects
010302 applied physics ,Materials science ,Stacking ,Three-dimensional integrated circuit ,02 engineering and technology ,Heat sink ,021001 nanoscience & nanotechnology ,01 natural sciences ,Temperature measurement ,0103 physical sciences ,Thermal ,Electronic engineering ,Layer (object-oriented design) ,0210 nano-technology ,Thermal analysis ,Multi layer - Abstract
3D chip stacking technology has the potential to enable increased system performance through integration of heterogeneous system components, such as accelerators and high density memory, as well as through increased area for tightly integrated processor components in multi-core systems. This paper describes the design, measurements and a thermal modeling methodology used to achieve accurate 3D thermal model-to-hardware correlation for two and three layer 3D high-power “logic” stacks.
- Published
- 2016
6. Subtractive Router for Tree-Driven-Grid Clocks
- Author
-
Haifeng Qian, J. N. Kozhaya, C. L. Gunion, and Phillip J. Restle
- Subjects
Synchronous circuit ,Computer science ,Clock signal ,Underclocking ,Clock rate ,Matrix clock ,Clock gating ,Integrated circuit design ,Clock synchronization ,law.invention ,Clock domain crossing ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,System on a chip ,Electrical and Electronic Engineering ,business.industry ,Skew ,Digital clock manager ,Clock skew ,Computer Graphics and Computer-Aided Design ,Timing failure ,Microprocessor ,business ,Software ,Computer hardware ,Asynchronous circuit ,CPU multiplier - Abstract
A tree-driven clock grid has become the choice of clock delivery for most microprocessors, due to its ability to achieve lower skew and lower variability than clock trees, and is becoming the choice of clock delivery for certain high-end application-specific integrated circuit designs. This paper reports on a clock routing tool that was used in designing multiple tree-driven clock grids in a 2.3 GHz processor system-on-chip, which achieved below 5 ps skew within 500 μm Manhattan distance and below 10 ps skew across each clock grid. This clock routing tool employs a nonsequential algorithm comprised of linear programming and combinatorial heuristics. Its robust length-matching capability enables flexible buffer placement, improved clock signal quality, and robustness to variations.
- Published
- 2012
7. POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor
- Author
-
Joachim Gerhard Clabes, Joshua Friedrich, J. Kahle, William J. Starke, Daniel M. Dreps, Victor Zyuban, James D. Warnock, Robert Alan Cargnoni, S. Weitzel, Scott A. Taylor, Phillip G. Williams, Jose Angel Paredes, Dieter Wendel, J. Pille, Gaurav Mittal, Saiful Islam, G Smith, J. A. Van Norstrand, Balaram Sinharoy, Phillip J. Restle, David A. Hrusecky, Sam Gat-Shang Chu, Ronald Nick Kalla, and Jentje Leenstra
- Subjects
Dynamic random-access memory ,Engineering ,Multi-core processor ,business.industry ,Hardware_PERFORMANCEANDRELIABILITY ,Integrated circuit ,eDRAM ,law.invention ,Capacitor ,Transistor count ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Static random-access memory ,Electrical and Electronic Engineering ,business ,Computer hardware ,Dram - Abstract
This paper gives an overview of the latest member of the POWER™ processor family, POWER7™. Eight quad-threaded cores, operating at frequencies up to 4.14 GHz, are integrated together with two memory controllers and high speed system links on a 567 mm die, employing 1.2B transistors in a 45 nm CMOS SOI technology with 11 layers of low-k copper wiring. The technology features deep trench capacitors which are used to build a 32 MB embedded DRAM L3 based on a 0.067 m DRAM cell. The functionally equivalent chip transistor count would have been over 2.7B if the L3 had been implemented with a conventional 6 transistor SRAM cell. (A detailed paper about the eDRAM implementation will be given in a separate paper of this Journal). Deep trench capacitors are also used to reduce on-chip voltage island supply noise. This paper describes the organization of the design and the features of the processor core, before moving on to discuss the circuits used for analog elements, clock generation and distribution, and I/O designs. The final section describes the details of the clocked storage elements, including special features for test, debug, and chip frequency tuning.
- Published
- 2011
8. A Resonant Global Clock Distribution for the Cell Broadband Engine Processor
- Author
-
S.C. Chan, P. Kapusta, Brian Flachs, John S. Liberty, S. Weitzel, Phillip J. Restle, J.S. Zimmerman, T.J. Bucelot, J. Keaty, and Richard P. Volant
- Subjects
Engineering ,business.industry ,Underclocking ,Clock rate ,Electrical engineering ,Clock gating ,Digital clock manager ,Clock network ,Power (physics) ,Hardware_GENERAL ,Electronic engineering ,Electrical and Electronic Engineering ,business ,CPU multiplier ,Jitter - Abstract
Resonant clock distributions have the potential to save power by recycling energy from cycle-to-cycle while at the same time improving performance by reducing the clock distribution latency and filtering out non-periodic noise. While these features have been successfully demonstrated in several small-scale experiments, there remained a number of concerns about whether these techniques would scale to a product application. By modifying the Cell broadband engine processor to incorporate a large resonant global clock network, power savings with full functionality is demonstrated over a 20% range in clock frequencies, and a 6-8 Watt power savings at 4 GHz. This was achieved by changing one wiring level and adding an additional thick copper level to create inductors and capacitors.
- Published
- 2009
9. Resonant clock mega-mesh for the IBM z13TM
- Author
-
Yong Kim, Phillip J. Restle, Doug Malone, David Shan, R. Groves, Eric Lai, David Hogenmiller, Jason D. Hibbeler, Christos Vezyrtzis, T.J. Bucelot, Jan Feder, and Michael Koch
- Subjects
Cmos soi ,Engineering ,business.industry ,Skew ,Inductor ,Mega ,Chip ,law.invention ,Microprocessor ,Robustness (computer science) ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,IBM ,business - Abstract
The IBM z13TM microprocessor utilizes a large resonant “mega-mesh” global clock distribution saving 50% of the final-stage clock mesh power and 8% of the total chip power in the desired frequency range of 4.5 to 5.5 GHz compared to a simulated, non-resonant base-line design. The mega-mesh is driven by pulsed buffers. Measurement of the mega-mesh's robustness is enabled by skew gradients created by programmable delays. The design is implemented in IBM's high-performance 22nm high-k CMOS SOI technology with 17 metal layers [1].
- Published
- 2015
10. Distributed Differential Oscillators for Global Clock Networks
- Author
-
Phillip J. Restle, S.C. Chan, and Kenneth L. Shepard
- Subjects
Engineering ,business.industry ,Clock drift ,Electrical engineering ,Clock gating ,Hardware_PERFORMANCEANDRELIABILITY ,Digital clock manager ,Clock skew ,Clock network ,Computer Science::Hardware Architecture ,Clock angle problem ,Hardware_GENERAL ,Clock domain crossing ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Electrical and Electronic Engineering ,business ,CPU multiplier - Abstract
This paper presents a distributed differential oscillator global clock network where the clock capacitance is rendered resonant with a set of on-chip spiral inductors. The clock amplitude and clock phase are both uniform across the entire global distribution, making this design scalable and compatible with existing local clocking methodologies. The resonant network, combined with phase averaging of the distributed oscillator, provides high immunity to process-, voltage-, and temperature-variation-induced timing uncertainty. Measurement results from a prototype design implemented in a 0.18-mum CMOS technology show almost an order of magnitude less jitter and power than a traditional tree-driven grid global clock distribution. On-chip measurement circuits are used to characterize the jitter on the test chip, while a simulation model is used to examine skew and higher-order resonances in the resonant clock network
- Published
- 2006
11. Loop-based interconnect modeling and optimization approach for multigigahertz clock network design
- Author
-
Yu Cao, Chenming Hu, Xuejue Huang, Phillip J. Restle, Tsu-Jae King, and T.J. Bucelot
- Subjects
Engineering ,Interconnection ,business.industry ,Static timing analysis ,Integrated circuit design ,Chip ,Clock network ,Inductance ,Computer Science::Hardware Architecture ,Electronic engineering ,RLC circuit ,Electrical and Electronic Engineering ,Physical design ,business - Abstract
A highly efficient loop-based interconnect modeling methodology is proposed for multigigahertz clock network design and optimization. Closed-form loop resistance and inductance models are proposed for fully shielded global clock interconnect structures, which capture high-frequency effects including inductance and proximity effects. The models are validated through comparisons with electromagnetic simulations and measured data taken from a Power4 chip. This modeling methodology greatly improves the clock interconnect simulation efficiency and enables fast physical design exploration. Examples of interconnect performance optimization are demonstrated and design guidelines are proposed.
- Published
- 2003
12. Optimization and modeling of resonant clocking inductors for the POWER8TM microprocessor
- Author
-
Alan J. Drake, Phillip J. Restle, Robert A. Groves, M. G. R. Thomson, and David Shan
- Subjects
Engineering ,Microprocessor ,business.industry ,law ,POWER8 ,Electrical engineering ,Electronic engineering ,Inductor ,business ,law.invention - Published
- 2014
13. PACMAN
- Author
-
Haifeng Qian, Joseph N. Kozhaya, Cliff Sze, Zhuo Li, Charles J. Alpert, Phillip J. Restle, Joseph J. Palumbo, and Nancy Zhou
- Subjects
Computer Science::Hardware Architecture ,Clock domain crossing ,Computer science ,Clock drift ,Electronic engineering ,Clock gating ,Hardware_PERFORMANCEANDRELIABILITY ,Digital clock manager ,Hardware_ARITHMETICANDLOGICSTRUCTURES ,Clock skew ,Timing failure ,CPU multiplier ,Clock network - Abstract
Clock grid is a mainstream clock network methodology for high performance microprocessor and SOC designs. Clock skew, power usage and robustness to PVT (power, voltage, temperature) are all important metrics for a high quality clock grid design. Tree-driven-grid clock network is a typical clock grid clock network. It includes a clock source, a buffered tree, leaf buffers, a mesh clock grid, local clock buffers, and latches as shown in Fig. 1. For such network, one big challenge is how to connect the leaf level buffers of the global tree to the grid with nonuniform loads under tight slew and skew constraints. The choice of tapping points that connect the leaf buffers to the clock grid are critical to the quality of the clock designs. Good tapping points can minimize the clock skew and reduce power. In this paper, we proposed a new algorithm to select the tapping points to build the global tree as regular and symmetric as possible. From our experimental results, the proposed algorithm can efficiently reduce global clock skew, rising slew, maximum overshoot, reduce power, and avoid local skew violation.
- Published
- 2014
14. 5.1 POWER8TM: A 12-core server-class processor in 22nm SOI with 7.6Tb/s off-chip bandwidth
- Author
-
Christopher Gonzalez, Allen Hall, David Hogenmiller, Ruchir Puri, Zeynep Toprak Deniz, Victor Zyuban, Joshua Friedrich, Dieter Wendel, Daniel M. Dreps, Juergen Pille, Jose Angel Paredes, David Shan, Eric Fluhr, Ryan Nett, Frank Malgioglio, Donald W. Plass, Gregory Scott Still, Phillip J. Restle, Matt Ziegler, and Kevin Stawiasz
- Subjects
Engineering ,business.industry ,Transistor ,Performance tuning ,POWER8 ,Electrical engineering ,Silicon on insulator ,eDRAM ,Chip ,Capacitance ,law.invention ,law ,Electronic engineering ,business ,Decoupling (electronics) - Abstract
The 12-core 649mm2 POWER8™ leverages IBM's 22nm eDRAM SOI technology [1], and microarchitectural enhancements to deliver up to 2.5× the socket performance [2] of its 32nm predecessor, POWER7+™ [3]. POWER8 contains 4.2B transistors and 31.5μF of deep-trench decoupling capacitance. Three thin-oxide transistor Vts are used for power/performance tuning, and thick-oxide transistors enable high-voltage I/O and analog designs. The 15-layer BEOL contains 5-80nm, 2-144nm, 3-288nm, and 3-640nm pitch layers for low-latency communication as well as 2-2400nm ultra-thick-metal (UTM) pitch layers for low-resistance distribution of power and clocks.
- Published
- 2014
15. 5.3 Wide-frequency-range resonant clock with on-the-fly mode changing for the POWER8TM microprocessor
- Author
-
Alan J. Drake, David Shan, Joshua Friedrich, Jason D. Hibbeler, Keith A. Jenkins, David Hogenmiller, Yong Kim, T.J. Bucelot, Gregory Scott Still, and Phillip J. Restle
- Subjects
Synchronous circuit ,Engineering ,Clock signal ,business.industry ,Clock rate ,Clock gating ,Hardware_PERFORMANCEANDRELIABILITY ,Clock skew ,Inductor ,Hardware_GENERAL ,Clock domain crossing ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,CPU multiplier - Abstract
A resonant-clock design for the IBM POWER8 processor core was implemented with 2 resonant modes (and a non-resonant mode), saving clock power over a wide frequency range from 2.5GHz to more than 5GHz. The POWER8 microprocessor is composed of 12 chiplets, each containing a single resonant clock grid for one core and its L2 cache, and a half-frequency, non-resonant clock grid for the L3 cache. The clock grids drive the local clock buffers (LCBs) that in turn drive the latches. The LCBs are gated off to measure the global clock power from the PLL to the LCBs. The resonant core communicates synchronously with the L3, requiring low skew between the domains. The chip was designed in a 22nm SOI process, including two ultra-thick-metal (UTM) layers (3 microns thick) for power distribution, I/O, all long global clock wires, and the resonant clock inductors. The UTM technology reduces wire resistance and simplifies inductor design, but requires accurate transmission line modeling and special routing.
- Published
- 2014
16. Full-wave PEEC time-domain method for the modeling of on-chip interconnects
- Author
-
Albert E. Ruehli, Phillip J. Restle, G. Papadopoulos, and Steven G. Walker
- Subjects
Very-large-scale integration ,Engineering ,Partial element equivalent circuit ,business.industry ,Solver ,Computer Graphics and Computer-Aided Design ,Inductive coupling ,Inductance ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Equivalent circuit ,Time domain ,Electrical and Electronic Engineering ,business ,Software ,Electronic circuit - Abstract
With the advances in the speed of high-performance chips, inductance effects in some on-chip interconnects have become significant. Specific networks such as clock distributions and other highly optimized circuits are especially impacted by inductance. Several difficult aspects have to be overcome to obtain valid waveforms for problems where inductances contribute significantly. Mainly, the geometries are very complex and the interactions between the capacitive and inductive currents have to be taken into account simultaneously. In this paper, we show that a full-wave partial element equivalent circuit method, which includes the delays among the partial elements, leads to an efficient solver enabling the analysis of large meaningful problems. Applying this method to several examples leads to helpful insights for realistic very large scale integration wiring problems. It is shown in this paper that the impact overshoot, reflections, and inductive coupling are critical for the design of critical on-chip interconnects.
- Published
- 2001
17. Frequency-dependent crosstalk simulation for on-chip interconnections
- Author
-
George A. Katopis, David A. Webber, Allan H. Dansky, Alina Deutsch, Wiren D. Becker, Phillip J. Restle, Paul W. Coteus, George Anthony Sai-Halasz, C.W. Surovic, Gerard V. Kopcsay, and Howard H. Smith
- Subjects
Interconnection ,Engineering ,business.industry ,Atmospheric temperature range ,Chip ,Topology ,Computer Science::Hardware Architecture ,Radio propagation ,Transmission line ,Electronic engineering ,RLC circuit ,Wafer ,Electrical and Electronic Engineering ,RC circuit ,business - Abstract
An extensive study of crosstalk simulation issues for on-chip interconnections was performed for representative six-layer Al(Cu) structures. Guidelines are given for the range of conditions when R(f)L(f)C versus RLC versus RC circuit representations are valid. Examples are also given of realistic short and long coupled-section interactions and the effect of in-plane neighboring connections is discussed. A frequency-dependent crosstalk simulation technique is shown. All simulation results are verified through measurement of a comprehensive set of experiments built with a large range of line widths and spaces on various layers with both in-plane and vertical coupling. Signal propagation and crosstalk are analyzed over the temperature range -160/spl deg/C to +100/spl deg/C and interconnect bandwidth limitations predictions are given.
- Published
- 1999
18. Measurement and modeling of on-chip transmission line effects in a 400 MHz microprocessor
- Author
-
Keith A. Jenkins, Phillip J. Restle, Peter W. Cook, and Alina Deutsch
- Subjects
Very-large-scale integration ,Engineering ,business.industry ,Semiconductor device modeling ,Electrical engineering ,Hardware_PERFORMANCEANDRELIABILITY ,Interconnect bottleneck ,Chip ,law.invention ,Electron beam prober ,Microprocessor ,CMOS ,Transmission line ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Electrical and Electronic Engineering ,business - Abstract
On-chip interconnect delays are becoming an increasingly important factor for high-performance microprocessors. Consequently, critical on-chip wiring must be carefully optimized to reduce and control interconnect delays, and accurate interconnect modeling has become more important. This paper shows the importance of including transmission line effects in interconnect modeling of the on-chip clock distribution of a 400 MHz CMOS microprocessor. Measurements of clock waveforms on the microprocessor showing 30 ps skew were made using an electron beam prober. Waveforms from a test chip are also shown to demonstrate the importance of transmission line effects.
- Published
- 1998
19. A 400-MHz S/390 microprocessor
- Author
-
C. Price, W.V. Houtt, James D. Warnock, M.S. Farrell, M. Mayo, R. Averill, C.J. Anderson, Brian W. Curran, Kenneth L. Shepard, B. Wile, Phillip J. Restle, T.J. Slegel, Barry Watson Krumm, D. Beece, Ching-Te Chuang, L. Sigal, Yuen H. Chan, T. Nguyen, John Stephen Liptay, Philip G. Emma, Charles F. Webb, Peter J. Camporese, and Eric M. Schwarz
- Subjects
Very-large-scale integration ,Engineering ,Instructions per cycle ,Floating point ,business.industry ,CPU cache ,Electrical engineering ,Integrated circuit design ,law.invention ,Microprocessor ,CMOS ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Electrical and Electronic Engineering ,business ,System bus - Abstract
A microprocessor implementing IBM S/390 architecture operates in a 10+2 way system at frequencies up to 411 MHz (2.43 ns). The chip is fabricated in a 0.2-/spl mu/m L/sub eff/ CMOS technology with five layers of metal and tungsten local interconnect. The chip size is 17.35 mm/spl times/17.30 mm with about 7.8 million transistors. The power supply is 2.5 V and measured power dissipation at 300 MHz is 37 W. The microprocessor features two instruction units (IUs), two fixed point units (FXUs), two floating point units (FPUs), a buffer control element (BCE) with a unified 64-KB L1 cache, and a register unit (RU). The microprocessor dispatches one instruction per cycle. The dual-instruction, fixed, and floating point units are used to check each other to increase reliability and not for improved performance. A phase-locked-loop (PLL) provides a processor clock that runs at 2/spl times/ the system bus frequency. High-frequency operation was achieved through careful static circuit design and timing optimization, along with limited use of dynamic circuits for highly critical functions, and several different clocking/latching strategies for cycle time reduction. Timing-driven synthesis and placement of the control logic provided the maximum flexibility with minimum turnaround time. Extensive use of self-resetting CMOS (SRCMOS) circuits in the on-chip L1 cache provides a 2.0-ns access time and up to 500 MHz operation.
- Published
- 1997
20. When are transmission-line effects important for on-chip interconnections?
- Author
-
Barry J. Rubin, Robert H. Dennard, Wiren D. Becker, T. Gallo, L.M. Terman, R.P. Dunne, Howard H. Smith, Phillip J. Restle, George A. Katopis, D.R. Knebel, Gerard V. Kopcsay, George Anthony Sai-Halasz, Paul W. Coteus, C.W. Surovic, Alina Deutsch, Byron L. Krauter, and Keith A. Jenkins
- Subjects
Capacitive coupling ,Resistive touchscreen ,Engineering ,Radiation ,Busbar ,business.industry ,Electrical engineering ,Hardware_PERFORMANCEANDRELIABILITY ,Condensed Matter Physics ,Inductive coupling ,Capacitance ,Inductance ,Electric power transmission ,Transmission line ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Electrical and Electronic Engineering ,business ,Hardware_LOGICDESIGN - Abstract
Short, medium, and long on-chip interconnections having linewidths of 0.45-52 /spl mu/m are analyzed in a five-metal-layer structure. We study capacitive coupling for short lines, inductive coupling for medium-length lines, inductance and resistance of the current return path in the power buses, and line resistive losses for the global wiring. Design guidelines and technology changes are proposed to achieve minimum delay and contain crosstalk for local and global wiring. Conditional expressions are given to determine when transmission-line effects are important for accurate delay and crosstalk prediction.
- Published
- 1997
21. On-chip circuit for measuring multi-GHz clock signal waveforms
- Author
-
David William Boerstler, Keith A. Jenkins, Phillip J. Restle, P. Z. Wang, David Hogenmiller, and T.J. Bucelot
- Subjects
Synchronous circuit ,Computer science ,business.industry ,Clock signal ,Bandwidth (signal processing) ,Electrical engineering ,Hardware_PERFORMANCEANDRELIABILITY ,Clock skew ,Clock domain crossing ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Waveform ,business ,Asynchronous circuit ,Voltage - Abstract
An on-chip circuit to measure full analog waveforms of internal signals is described. It can measure signals up to a repetition rate of at least 7 GHz, a bandwidth of at least 12 GHz, with accuracy required to detect subtle differences in signals, and it can measure overshoot above the rail voltage. It has been demonstrated on an experimental clock grid with optional resonant operation.
- Published
- 2013
22. A Resonant Global Clock Distribution for the Cell Broadband-Engine Processor
- Author
-
J.S. Zimmerman, Brian Flachs, John S. Liberty, T.J. Bucelot, J. Keaty, R. Volant, P. Kapusta, S. Weitzel, Phillip J. Restle, and S. Chan
- Subjects
Engineering ,business.industry ,Clock domain crossing ,Underclocking ,Clock rate ,Electronic engineering ,Clock gating ,Digital clock manager ,business ,Clock skew ,Timing failure ,CPU multiplier - Abstract
Resonant clocking techniques show promise in reducing global clock power and timing uncertainty (skew and jitter). By resonating the large global clock capacitance with an inductance, the energy used to charge the clock node each period can be recycled within the LC tank network, resulting in lower clock power. Additional power savings are realized by reducing the strength of clock drivers because only losses need to be overcome at resonance. Skew and jitter are improved due to the bandpass characteristic of the LC network and the use of fewer clock buffering stages. We describe how the Cell Broadband Engine (Cell BE) processor is experimentally transformed to have a resonant-load global clock distribution similar to the one in (Chan et al., 2004).
- Published
- 2008
23. Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor
- Author
-
Joshua Friedrich, Bradley McCredie, Phillip J. Restle, B. Huott, and Norman Karl James
- Subjects
Engineering ,business.industry ,POWER6 ,Process (computing) ,Silicon on insulator ,Power (physics) ,law.invention ,Core (optical fiber) ,Microprocessor ,Noise ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Power grid ,business - Abstract
The POWER6trade is a dual-core microprocessor fabricated in a 65nm SOI process with 10 levels of low-k copper interconnects. Chips with split- and connected-core power supplies are fabricated, modeled, and tested, showing both the advantages and disadvantages of each. On-chip noise measurements are compared to simulation. The noise measurements and simulation both show that the shorted core power grid design has less noise and a higher maximum frequency.
- Published
- 2007
24. IBM POWER8 circuit design and energy optimization
- Author
-
Donald W. Plass, Christopher Gonzalez, J. Pille, R. Philhower, Saiful Islam, Rahul M. Rao, Sam Gat-Shang Chu, Zeynep Toprak Deniz, Matt Ziegler, Joshua Friedrich, Phillip J. Restle, David Hogenmiller, Dieter Wendel, G. S. Still, Jose Angel Paredes, James D. Warnock, David Shan, Ruchir Puri, Eric Fluhr, S. Posluszny, Scott A. Taylor, Daniel M. Dreps, and Victor Zyuban
- Subjects
Dynamic random-access memory ,Hardware_MEMORYSTRUCTURES ,General Computer Science ,Computer science ,business.industry ,Circuit design ,POWER8 ,Silicon on insulator ,Hardware_PERFORMANCEANDRELIABILITY ,eDRAM ,Chip ,law.invention ,Microprocessor ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,IBM ,business ,Computer hardware - Abstract
The IBM POWER8™ processor is a 649-mm $^{2} $ , 4.2-billion transistor, high-frequency microprocessor fabricated in the IBM 22-nm silicon on insulator (SOI) technology with embedded dynamic random access memory (eDRAM) and 15 layers of metal. With its twelve architecturally enhanced, eight-way multithreaded cores, 96-MB high-bandwidth shared third-level cache, and increased on and off-chip bandwidth, the POWER8 processor delivers industry-leading performance. This paper describes the circuit techniques and design methodologies that were employed for implementing this chip and that allowed it to maintain the power dissipation at the level of its predecessor while delivering a threefold increase in per-socket performance. Among the innovative technologies employed by the processor are resonant clocking, on-chip per-core voltage regulation, and enhanced eDRAM arrays.
- Published
- 2015
25. A 5GHz Duty-Cycle Correcting Clock Distribution Network for the POWER6 Microprocessor
- Author
-
N.K. James, M.G.R. Thomson, and Phillip J. Restle
- Subjects
Engineering ,business.industry ,POWER6 ,Clock drift ,Digital clock manager ,law.invention ,Microprocessor ,Electric power transmission ,Duty cycle ,law ,Clock domain crossing ,Electronic engineering ,business ,CPU multiplier - Abstract
Microprocessor global clock distribution networks use long buffered wires where reflections can be significant. Using accurate transmission-line models and optimization, these reflection effects can be exploited to improve clock-distribution characteristics. The clock distribution network of the P0WER6 microprocessor is designed to run at frequencies exceeding 5GHz using only inverters and transmission lines and is capable of on-the-fly duty-cycle correction
- Published
- 2006
26. Inductance: implications and solutions for high-speed digital circuits - clock distribution
- Author
-
Xuejue Huang and Phillip J. Restle
- Subjects
Digital electronics ,Inductance ,Distribution (number theory) ,business.industry ,Computer science ,Equivalent series inductance ,Electronic engineering ,Electrical engineering ,business ,Power network design ,Network topology ,Capacitance - Published
- 2005
27. The clock distribution of the POWER4 microprocessor
- Author
-
Keith A. Jenkins, A.V. Mule, C.A. Carter, Alan J. Weger, Bradley McCredie, Byron L. Krauter, J.P. Eckhardt, and Phillip J. Restle
- Subjects
Engineering ,business.industry ,Electrical engineering ,Clock gating ,Hardware_PERFORMANCEANDRELIABILITY ,Digital clock manager ,Chip ,Clock skew ,Timing failure ,Clock domain crossing ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,CPU multiplier ,Jitter - Abstract
The clock distribution on the Power4 dual-processor chip supplies a single critical 1.5 GHz clock from one SOI-optimized PLL to 15,200 pins on a large chip with 20 ps skew and 35 ps jitter. The network contains 64 tuned trees driving a single grid, and specialized tools to achieve targets on schedule with no adjustment circuitry.
- Published
- 2005
28. Characterization of the impact of interconnect design on the capacitive load driven by a global clock distribution
- Author
-
Phillip J. Restle, Giovanni Fiorenza, Mary Lanzerotti, G. G. Lopez, and T.J. Bucelot
- Subjects
Interconnection ,Engineering ,business.industry ,Electrical engineering ,Hardware_PERFORMANCEANDRELIABILITY ,Integrated circuit design ,Power factor ,Chip ,law.invention ,Microprocessor ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Physical design ,Routing (electronic design automation) ,business ,Control logic - Abstract
Power reduction techniques are a critical issue in the design of today's ULSI chips. This paper is concerned with methods to characterize the capacitive load on the POWER4 on-chip global clock distribution [1], which is a large contributor to the overall chip power dissipation. A characterization of the capacitive load is needed because the contributions of the on-chip devices and interconnections are typically overestimated and are not well understood for high performance microprocessors. One problem that results from the lack of this information is excessively high power dissipation in the chip global clock distribution; the global clock distribution is over-designed and stronger than necessary to drive the actual (lower) chip load. Information about the capacitive load is difficult to obtain because the data volume is large, and extracting the interconnect data is a complex task. Sophisticated computer software is needed to extract the circuit and physical design data for hundreds of devices and wire segments within the chip design schedule.This paper presents the first comprehensive characterization of the clock load for ASIC-like control logic designs in the 1.3GHz POWER4 microprocessor core [1], [2]. This characterization was achieved with the use of sophisticated software written for this study to accomplish the task of extracting the data from these designs. Analysis of the data shows that the wire contribution to the chip capacitive load is significant and can increase the capacitive load of a design by 30% on average and by as much as 130% for some designs. The results also suggest that the wire load contribution on each metal layer can be reduced if an alternate interconnect design style is selected. Two alternate design styles are presented and show that a capacitive load reduction of 8.4% to 20% is expected for each design. Extended to the entire chip, the results show that the load reduction for the core is expected to be as high as 10%. These values are large enough that one alternate design style has been implemented in the design methodology of future chips.
- Published
- 2005
29. Challenges and solutions in the design of high-frequency global clock distributions [Tutorial 5]
- Author
-
Phillip J. Restle and Kenneth L. Shepard
- Subjects
Inductance ,Computer science ,business.industry ,Electrical engineering ,Electronic engineering ,Resonance ,Network topology ,business - Published
- 2005
30. Timing uncertainty measurements on the Power5 microprocessor
- Author
-
T.M. Skergan, Phillip J. Restle, N. Schwartz, Joachim Gerhard Clabes, R.L. Franch, Norman Karl James, S.C. Wilson, and William V. Huott
- Subjects
POWER5 ,Computer science ,Noise (signal processing) ,Skew ,Static timing analysis ,Synchronization ,law.invention ,Microprocessor ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Measurement uncertainty ,Jitter ,Electronic circuit - Abstract
On-chip timing measurement (Skitter) circuits are included on the Power5 microprocessor. By cross-coupling the 3 Skitter instances, the combined effect of jitter, skew, and supply noise can be measured for all cycles of a pattern or an application. System results show a maximum of 27ps timing impact on a 500ps path.
- Published
- 2004
31. A 4.6GHz resonant global clock distribution network
- Author
-
Phillip J. Restle, R.L. Franch, S.C. Chan, Kenneth L. Shepard, and Norman Karl James
- Subjects
Synchronous circuit ,Clock signal ,Computer science ,Static timing analysis ,Clock gating ,Hardware_PERFORMANCEANDRELIABILITY ,Digital clock manager ,Clock skew ,Capacitance ,CMOS ,Hardware_GENERAL ,Clock domain crossing ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Jitter ,Asynchronous circuit ,CPU multiplier - Abstract
A resonant global clock-distribution network operating at 4.6GHz is designed in a 90nm 1.0V CMOS technology. Unique to this approach is the set of on-chip spiral inductors that resonate with the clock capacitance, resulting in 20% recycling of global clock power.
- Published
- 2004
32. Design of resonant global clock distributions
- Author
-
Phillip J. Restle, S.C. Chan, and Kenneth L. Shepard
- Subjects
Engineering ,Synchronous circuit ,business.industry ,Clock signal ,Clock gating ,Digital clock manager ,Clock skew ,Timing failure ,Computer Science::Hardware Architecture ,Hardware_GENERAL ,Clock domain crossing ,Electronic engineering ,business ,CPU multiplier - Abstract
We present a new approach to global clock distribution in which traditional tree-driven grids are augmented with on-chip inductors to resonate the clock capacitance at the fundamental frequency of the clock node. Rather than being dissipated as heat, the energy of the fundamental resonates between electric and magnetic forms. The clock drivers must only provide the energy necessary to overcome losses. As a result, power reduction of over 80% is possible depending on the Q of the resonant system. Clock latency is also improved because the effective capacitance of the grid is lower, and fewer buffer stages are necessary to drive the grid. Skew and jitter reductions come about because of this reduced buffer latency.
- Published
- 2004
33. Design guidelines for short, medium, and long on-chip interconnections
- Author
-
George A. Katopis, Alina Deutsch, G.V. Kopcsay, Howard H. Smith, C.W. Surovic, T. Gallo, Wiren D. Becker, R.H. Dennard, Keith A. Jenkins, Barry J. Rubin, Daniel R. Knebel, Phillip J. Restle, L.M. Terman, R.P. Dunne, and Paul W. Coteus
- Subjects
Crosstalk ,Engineering ,business.industry ,Electronic engineering ,Electrical engineering ,Integrated circuit design ,business - Published
- 2002
34. Designing the best clock distribution network
- Author
-
Phillip J. Restle and Alina Deutsch
- Subjects
Very-large-scale integration ,Engineering ,Distribution networks ,business.industry ,Electronic engineering ,Digital integrated circuits ,Fraction (mathematics) ,Integrated circuit design ,business ,Power (physics) ,Reliability engineering ,Clock network - Abstract
Clock distribution has become an increasingly challenging problem for VLSI designs, consuming an increasing fraction of resources such as wiring, power, and design time. Unwanted differences or uncertainties in clock network delays degrade performance or cause functional errors. Three dramatically different strategies being used in the VLSI industry to address these challenges are compared. Novel modeling and measurement techniques are used to investigate on-chip transmission-line effects that are important for high performance clock distribution networks.
- Published
- 2002
35. When are transmission-line effects important for on-chip interconnections
- Author
-
Wiren D. Becker, George Anthony Sai-Halasz, Keith A. Jenkins, Barry J. Rubin, George A. Katopis, Alina Deutsch, D.R. Knebel, C.W. Surovic, T. Gallo, Phillip J. Restle, G.V. Kopcsay, Paul W. Coteus, Howard H. Smith, Robert H. Dennard, L.M. Terman, and R.P. Dunne
- Subjects
Capacitive coupling ,Inductance ,Resistive touchscreen ,Engineering ,Electric power transmission ,Busbar ,Transmission line ,business.industry ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,business ,Capacitance ,Inductive coupling - Abstract
Short, medium and long on-chip interconnections having line widths of 0.45-52 /spl mu/m are analyzed in a five-metal-layer structure. We study capacitive coupling for short lines, inductive coupling for medium-length lines, inductance and resistance of the current return path in the power buses and line resistive losses for the global wiring. Design guidelines and technology changes are proposed to achieve minimum delay and contain crosstalk for local and global wiring. Conditional expressions are given to determine when transmission-line effects are important for accurate delay and crosstalk prediction.
- Published
- 2002
36. Physical design of a fourth-generation POWER GHz microprocessor
- Author
-
John George Petrovick, Jack DiLullo, Carl J. Anderson, J. Keaty, Joachim Gerhard Clabes, Shao-Fu S. Chu, P. E. Dudley, James D. Warnock, J. Wagoner, G. Nussbaum, S. Weitzel, B. A. Zoric, R. Weiss, G. Plum, Steve Runyon, Byron L. Krauter, Bradley McCredie, Pong-Fei Lu, S. Schmidt, Michael R. Scheuermann, Phillip J. Restle, Craig R. Carter, J. LeBlanc, J.M. Tendier, and P. Harvey
- Subjects
Engineering ,Interconnection ,Hardware_MEMORYSTRUCTURES ,business.industry ,Transistor ,Silicon on insulator ,Hardware_PERFORMANCEANDRELIABILITY ,Directory ,Chip ,Power (physics) ,law.invention ,Microprocessor ,law ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Physical design ,business - Abstract
The fourth-generation POWER processor chip contains 170M transistors and includes 2 microprocessor cores, shared L2, directory for an off-chip L3, and all logic needed to interconnect multiple chips to form an SMP. It is implemented in a 0.18 /spl mu/m SOI technology, with 7 layers of Cu interconnect, and functions in systems at 1.1 GHz, and dissipates 115 W at 1.5 V.
- Published
- 2002
37. A clock distribution network for microprocessors
- Author
-
J.G. Petrovick, Peter J. Camporese, Timothy G. McNamara, Phillip J. Restle, Bradley McCredie, Charles J. Alpert, M.P. Quaranta, K.F. Eng, C.A. Carter, David A. Webber, Byron L. Krauter, David William Boerstler, D.H. Allen, Keith A. Jenkins, M.J. Rohn, and R.N. Bailey
- Subjects
Very-large-scale integration ,Engineering ,Computer science ,business.industry ,Topology (electrical circuits) ,Digital clock manager ,Hardware_PERFORMANCEANDRELIABILITY ,Integrated circuit design ,Chip ,Clock skew ,Grid ,Network topology ,law.invention ,Clock network ,Computer Science::Hardware Architecture ,Microprocessor ,law ,Electronic engineering ,Hardware_INTEGRATEDCIRCUITS ,Electrical and Electronic Engineering ,business ,Computer hardware ,CPU multiplier - Abstract
A global clock distribution strategy used on several microprocessor chips is described. The clock network consists of buffered tunable trees or treelike networks, with the final level of trees all driving a single common grid covering most of the chip. This topology combines advantages of both trees and grids. A new tuning method was required to efficiently tune such a large strongly connected interconnect network consisting of up to 6 m of wire and modeled with 50000 resistors, capacitors, and inductors. Variations are described to handle different floor-planning styles. Global clock skew as low as 22 ps on large microprocessor chips has been measured.
- Published
- 2002
38. Multi-GHz interconnect effects in microprocessors
- Author
-
Albert E. Ruehli, Phillip J. Restle, and Steven G. Walker
- Subjects
Inductance ,Interconnection ,Partial element equivalent circuit ,Computer science ,business.industry ,Embedded system ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Full wave analysis ,business ,Voltage - Abstract
High frequency on-chip interconnect examples are accurately analyzed using full-wave PEEC (Partial Element Equivalent Circuit) analysis. All wire currents and voltages (or delays) are visualized using 3D animations to aid intuitive understanding of new, high frequency interconnect effects.
- Published
- 2001
39. Technical visualizations in VLSI design
- Author
-
Phillip J. Restle
- Subjects
Very-large-scale integration ,Interconnection ,Creative visualization ,Computer engineering ,Computer science ,media_common.quotation_subject ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Noise (video) ,Integrated circuit layout ,Voltage ,media_common ,Visualization - Abstract
Visualization techniques were applied to several different types of VLSI design and simulation data. A number of different visualizations have been tried, with varying results. Examples include 3D visualization of voltage and currents from fullwave interconnect analysis, on-chip clock distribution networks, chip/package power supply noise analysis, wire congestion, chip layout imaging, and static circuit tuning. The goals, successes, and failures of these examples will be discussed, along with some unexpected benefits from our ability to easily see patterns in complex visualizations.
- Published
- 2001
40. A new 'shift and ratio' method for MOSFET channel-length extraction
- Author
-
D.S. Zicherman, Bijan Davari, Phillip J. Restle, Yuan Taur, C.C.-H. Hsu, H.I. Nanafi, D.R. Lombardi, Ghavam G. Shahidi, and M.R. Wordeman
- Subjects
Yield (engineering) ,Materials science ,Channel length modulation ,business.industry ,Extraction (chemistry) ,Electronic, Optical and Magnetic Materials ,Length measurement ,CMOS ,MOSFET ,Electronic engineering ,Optoelectronics ,Field-effect transistor ,Electrical and Electronic Engineering ,business ,Communication channel - Abstract
A shift-and-ratio method for extracting MOSFET channel length is presented. In this method, channel mobility can be any function of gate voltage, and high source-drain resistance does not affect extraction results. It is shown to yield more accurate and consistent channel lengths for deep-submicrometer CMOS devices at room and low temperatures. It is also found that, for both nFET and pFET, the source-drain resistance is essentially independent of temperature from 300 to 77 K. >
- Published
- 1992
41. Dealing with inductance in high-speed chip design
- Author
-
Phillip J. Restle, Steven G. Walker, and Albert E. Ruehli
- Subjects
Inductance ,Partial element equivalent circuit ,Engineering ,business.industry ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Overshoot (signal) ,Equivalent circuit ,Integrated circuit design ,Chip ,Power network design ,business ,Capacitance - Abstract
Inductance effects in on-chip interconnects have become significant for specific cases such as clock distributions and other highly optimized networks. Designers and CAD tool developers are searching for ways to deal with these effects. Unfortunately, accurate on-chip inductance extraction and simulation in the general case are much more difficult than capacitance extraction. In addition, even if ideal extraction tools existed, most chip designers have little experience designing with lossy transmission lines. This tutorial will attempt to demystify on-chip inductance through the discussion of several illustrative on-chip examples analyzed using full-wave extraction and simulation methods. A specialized PEEC (partial element equivalent circuit) method tailored for chip applications was used for most cases. Effects such as overshoot, reflections, frequency dependent effective resistance and inductance will be illustrated using animated visualizations of our full-wave simulations. Simple examples of design techniques to avoid, mitigate, and even take advantage of on-chip inductance effects will be described.
- Published
- 1999
42. Si/SiGe p-Channel MOSFETs
- Author
-
D.J. Mis, Manu Jamnadas Tejwani, S. S. Iyer, V. P. Kesan, Phillip J. Restle, and Seshadri Subbanna
- Subjects
Materials science ,business.industry ,Transconductance ,Strained silicon ,Substrate (electronics) ,Silicon-germanium ,chemistry.chemical_compound ,P channel ,chemistry ,Plasma-enhanced chemical vapor deposition ,Electronic engineering ,Optoelectronics ,Mosfet circuits ,business - Abstract
High quality Si1~xGex p-channel MOSFETs have been fabricated in an integrable process using both thermal or PECVD gate oxides and selective UHV CVD for the Si/Si1 - x Gex channels. We show that optimally designed Si/Si1-xGex MOSFETs exhibit up to 7-% higher transconductance at 300K than control Si p-channel devices. Si/SiGe p-channel devices with thermal and PECVD gate oxides show comparable device characteristics.
- Published
- 1991
43. Graded SiGe-Channel Modulation-Doped p-Mosfets
- Author
-
C.L. Stanis, S. Verdonckt-Vandebroek, J.M.C. Stork, David L. Harame, A.C. Megdanis, Phillip J. Restle, Gerrit Kroesen, A.A. Bright, Emmanuel F. Crabbe, A.C. Warren, and Bernard S. Meyerson
- Subjects
Materials science ,Fabrication ,business.industry ,Transconductance ,Doping ,chemistry.chemical_element ,Substrate (electronics) ,Capacitance ,Silicon-germanium ,chemistry.chemical_compound ,chemistry ,Electronic engineering ,Optoelectronics ,Degradation (geology) ,business ,Boron - Published
- 1991
44. Fast CMOS ECL receivers with 100-mV worst-case sensitivity
- Author
-
H.M. Segmuller, Terry I. Chappell, B.A. Chappell, R.L. Franch, Phillip J. Restle, J.W. Allan, and Stanley E. Schuster
- Subjects
Adiabatic circuit ,Pass transistor logic ,Computer science ,Logic family ,Differential amplifier ,Logic level ,Emitter-coupled logic ,Resistor–transistor logic ,Integrated injection logic ,CMOS ,Logic gate ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Inverter ,Electrical and Electronic Engineering ,Pull-up resistor ,Electronic circuit - Abstract
CMOS emitter-coupled logic (ECL) receiver circuits consisting of a differential-amplifier stage and a CMOS inverter are shown to convert 100-mV input signals to on-chip CMOS levels even with worst-case parameter variations in a 5-V 1- mu m technology. Two different receiver circuits are used to cover a range of power supply options; a third circuit provides a comparison case. The differential amplifiers feature built-in feedback compensation for common-mode parameter variations. The differential input devices are designed with large widths, minimum channel lengths, and an interleaved layout to enhance gain, speed, and margin for differential mismatches. The simplicity of the circuits and the effectiveness of the built-in compensation facilitate analysis. Partitioning and simplifying assumptions are used to thoroughly test the worst case without complex simulations, while providing insight into the design process. >
- Published
- 1988
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.