Search

Security critical hardware devices in CPS must experience security testing including side-channel leakage detection, which aims to provide earlier assessment before coming into service. Due to the exponential nature of ESLS, performing fast and efficient leakage detection is a critical task in the context of security evaluation for DSE. However, the traditional method of leakage detection is always time-consuming and costly. To overcome this limitation, this article investigates the strategies of leveraging the emerging ML techniques to achieve faster and more effective leakage detection. A clustering-based methodology is proposed as an alternative method for first-order leakage detection. We further confirm the effectiveness and rapidity of the proposed method by launching clustering-based analysis on seven different benchmarks. The proposed method provides almost the same quality of results as the non-specific t-test while substantially reducing the efforts on security evaluation in CPS. [ABSTRACT FROM AUTHOR]

Information flow tracking is an effective tool in computer security for detecting unintended information flows. However, software based information flow tracking implementations have drawbacks in preciseness and performance. As a result, researchers have begun to explore tracking information flow in hardware, and more specifically, understanding the interference of individual bits of information through logical functions. Such gate level information flow tracking (GLIFT) can track information flow in a system at the granularity of individual bits. However, the theoretical basis for GLIFT, which is essential to its adoption in real applications, has never been thoroughly studied. This paper provides fundamental analysis of GLIFT by introducing definitions, properties, and the imprecision problem with a commonly used shadow logic generation method. This paper also presents a solution to this imprecision problem and provides results that show this impreciseness can be tolerated for the benefit of lower area and delay. [ABSTRACT FROM PUBLISHER]