1. A 1.88-mW/Gb/s 5-Gb/s Transmitter with Digital Impedance Calibration and Equalizer
- Author
-
Ho-Seong Kim, Seung-Wuk Beak, and Young-Chan Jang
- Subjects
010302 applied physics ,General Computer Science ,business.industry ,Computer science ,020208 electrical & electronic engineering ,Transmitter ,Electrical engineering ,Equalizer ,02 engineering and technology ,01 natural sciences ,Phase-locked loop ,CMOS ,0103 physical sciences ,0202 electrical engineering, electronic engineering, information engineering ,Signal integrity ,business ,Electrical impedance ,Low voltage ,Jitter - Abstract
This paper describes 1.2-V 5-Gb/s scalable low voltage signaling(SLVS) differential transmitter(TX) with a digital impedance calibration and equalizer. The proposed transmitter consists of a phase-locked loop(PLL) with 4-phase output clock, a 4-to-1 serializer, a regulator, an output driver, and an equalizer driver for improvement of the signal integrity. A pseudo random bit sequence generator is implemented for a built-in self-test. The proposed SLVS transmitter provides the output differential swing level from 80mV to 500mV. The proposed SLVS transmitter is implemented by using a 65-nm CMOS with a 1.2-V supply. The measured peak-to-peak time jitter of the implemented SLVS TX is about 46.67 ps at the data rate of 5Gb/s. Its power consumption is 1.88 mW/Gb/s.
- Published
- 2016
- Full Text
- View/download PDF