1. Design Issues for NEM-Relay-Based SRAM Devices
- Author
-
Bota Sebastià A., Verd Jaume, Gili Xavier, Barceló Joan, Torrens Gabriel, Perelló Rafel, Alorda Tomeu, de Benito Carol, and Segura Jaume
- Subjects
Engineering (General). Civil engineering (General) ,TA1-2040 - Abstract
We analyze the design constraints of six transistor SRAM cells that arise when using nanoelectromechanical relays. Comparisons are performed between a CMOS 6T conventional SRAM cell and various hybrid memory cells built by replacing a selection of MOSFET transistors with NEM relays. Impact on important memory cell parameters such as various reliability metrics like static noise margin and write noise margin and power consumption are evaluated from circuit simulations using a Verilog-A compact model of the nanomechanical relay. We found that the use of relays involve a new challenge in the design of SRAM hybrid devices as the readability and writeability of the resulting cells manifests a strong dependence with the value of the contact resistance of the NEM relay, a parameter that can experience important variations with the continued operation of the device.
- Published
- 2018
- Full Text
- View/download PDF