Search

The dc offset and scaling errors in the voltage measurements cause the injection of undesired dc and harmonic currents into the three-phase output currents of the grid-connected inverter. This study proposes an enhanced current control scheme to eliminate the dc and harmonic currents caused by voltage distortion and voltage measurement error in three-phase grid-connected inverters. The proposed current controller is designed in the synchronous (d-q ) reference frame and composed of a proportional resonant (PR) controller and a repetitive controller (RC). The role of the RC is to regulate the grid current follow the reference value as well as compensate all 6\rmn\omega {\rm{s}} and (6\rmn\pm 2)\omega{\rm{s}}\,(n= 1,\,2,\,3,\ldots) harmonic components caused by distorted grid voltage and scaling errors. Meanwhile, the PR controller helps to compensate the dc current generated by dc offset measurement errors to guarantee that the three-phase grid currents are balanced and sinusoidal with extremely low dc component. Since the RC employed in the proposed current controller reduces to time delay by four times compared to the conventional RC, the proposed control system ensures good steady-state performance of the grid current without deteriorating its fast dynamic response. The effectiveness of the suggested solution is verified by various experimental tests. [ABSTRACT FROM AUTHOR]

This paper investigates the use of adaptive repetitive and resonant control approaches for the control of a single-phase hybrid cascaded multilevel converter designed to interface with power grids of highly distorted voltage waveform. The proposed repetitive/resonant control (RPC/RSC) is used for the extraction of clean phase angle, frequency, and magnitude information of the fundamental grid voltage together with the control of the converter current and mitigation of current harmonics under distorted grid voltage and variable frequency. The RPC time period and the RSC resonant frequency are updated adaptively using the estimated grid frequency while interpolation is used to preserve the RPC rejection capability under noninteger number of time steps per period. Detailed modeling and experimental investigation of the proposed control scheme are carried out. [ABSTRACT FROM AUTHOR]