Search

The nematode, Procamallanus spiculogubernaculus Agarwal, 1958 was found from the Stinging catfish, Heteropneustes fossilis (Bloch, 1794) from Ghazipur, Delhi, India. Morphological characterization, including scanning electron microscope observation supplemented with DNA sequences is provided. Specimens recently found are characterized by the presence of an unlined buccal capsule having a small basal ring, esophagus muscular and glandular, vulva position is slightly post-equatorial, tail conical, long, and ending in three digit-like processes, phasmids present at about mid-length and cloaca located at the posterior end. In this study the species P. spiculogubernaculus is validated on the basis of molecular data after 47 years from its original description. In the scanning electron microscope examination, the topology of mouth and sensory pits in anterior portion, while the phasmids and digit like processes in posterior portion is clearly observed. Molecular data of the 18S ribosomal RNA and mitochondrial cytochrome c oxidase subunit 1 (cox1) gene were analyzed. Molecular phylogenetic analyses supported the validity of Procamallanus spiculogubernaculus and confirmed the paraphyletic status of the members of Procamallanus, Spirocamallanus, Camallanus and Paracamallanus. Taxonomic status of members of the family Camallanidae are briefly discussed along with the results of the systematic evaluation of P. spiculogubernaculus based on molecular data.

This study concentrates on the CO2 capture ability of 2D MoSe2 monolayer by first principle calculations. CO2 capture is important to study the reduction of CO2 to hydrogen (green fuel). In this study, at first, the capture of CO2 is expressed in terms of adsorption energy (Eads) and its variation by applying an external electric field is analysed. The adsorption energy is first decreased and then increased with the increase of the electric field from −2 to +2 eV / Å. Secondly, the impact of the electric field on the dipole moment is observed. Interestingly, the magnitude of the dipole moment shifts from negative to 0 and further to positive (a.u.) by the application of the external electric field from −2 to +2 eV / Å. Also, the applied electric field shows a significant impact on the charge capacity of the CO2-adsorbed MoSe2 monolayer. Later, the enhanced electronic conductivity is in alignment with the shift from semiconducting to metallic nature. Lastly, the de-capture property of MoSe2 monolayer towards CO2 gas molecule is estimated using recovery time (τ). Here, the external electric field eases the de-capture of CO2 gas molecules with minimum time for 2 eV / Å and stiffer for 0 eV / Å electric field relatively. [ABSTRACT FROM AUTHOR]

With the aggressive growth of the internet of things-based applications in the domestic and industrial domain, the embedded static memory is also under renovation stage to eliminate classical barriers such as soft errors, poor stability, and mediocre performance. In this work, a novel twelve transistors (12T) SRAM cell is presented that replaces the conventional inverter with Schmitt trigger-based inverter in core latch. The proposed SRAM circuit has been compared with four formerly reported designs for investigating the improvement in terms of various performance metrics. These designs include conventional six transistors (6T), tunable transistor 8T (T8T), PPN inverter-based 10T (PP10T), and stable low read power 11T (S11T) cells. The presented cell effectively minimizes the soft errors attributed to 1. 3 6 × / 1. 2 7 × / 1. 6 6 × / 1. 2 7 × enhancement of critical charge compared to 6T/T8T/PP10T/S11T cells. Also, the proposed bit-cell effectively mitigates multi-bit-cell upsets because it allows bit interleaving array structure. The presented bit-cell also shows reduction in leakage power by 1. 0 8 × / 1. 3 3 × / 0. 4 3 × / 1. 2 8 × in comparison to 6T/T8T/PP10T/S11T cells, respectively. The read and write stability of proposed bit-cell circuit is enhanced by 1. 9 6 × / 1. 8 8 × / 1 × / 1. 9 2 × and 1. 1 5 × / 1. 1 9 × / 1. 2 9 × / 1. 4 5 × , respectively, in comparison to 6T/T8T/PP10T/S11T cells, respectively. In addition to this, proposed cell exhibits improvement in dynamic power, data retention voltage, and overall electrical quality matrix. Variability comparison of key design metrics such as read power and read current of the proposed SRAM circuit with 6T cell has also been presented in this work. [ABSTRACT FROM AUTHOR]

In this paper, a 9T SRAM cell with low power (LP9T) and improved performance has been proposed. This cell is free from half-select issue and works with single-ended read and differential write operation in the sub-threshold region. To evaluate the relative performance, the obtained characteristics of LP9T SRAM cell are compared with other state-of-the-art designs at 45-nm technology node. The read and write power dissipation of LP9T SRAM cell is reduced by 1. 6 5 × and 1. 8 4 × as compared to Conv.6T SRAM cell. In proposed cell, leakage power is reduced by 1. 5 8 × , 1. 4 0 × , 1. 4 7 × , 1. 0 5 × , 1. 5 7 × and 1. 3 1 × as compared to conventional 6T (Conv.6T), low power (LP8T), transmission gate 8T(TG8T), transmission gate 9T (TG9T), Schmitt trigger 9T (ST9T), and positive feedback control 10T (PFC10T) SRAM cells. This reduction in leakage power is attributed to stacking effect. LP9T SRAM cell also exhibits significant improvement in read/write access time as compared to all considered cells. Also, the read and write energy of proposed cell is lowest among all considered cells. The LP9T SRAM cell has 2. 2 × and 1. 6 3 × higher read and write stability as compared to Conv.6T SRAM cell. Proposed SRAM cell has the highest value of ON to OFF current ratio ( I on ∕ I off ) which signifies the highest bit-cell density among all considered cells. The LP9T SRAM cell occupies 1. 2 0 × large area as compared to Conv.6T SRAM cell. The overall quality of SRAM cell is calculated through the electrical quality metric (EQM). It is observed that LP9T SRAM cell has the highest value of EQM in comparison to considered cells at 0.3 V supply voltage. [ABSTRACT FROM AUTHOR]

In the proposed work, a differential write and single-ended read half-select free 12 transistors static random access memory cell is designed and simulated. The proposed cell has a considerable reduction in power dissipation with better stability and moderate performance. This cell operates in subthreshold region and has a higher value of read static noise margin as compared to conventional six transistors static random access memory cell. A power cut-off technique is utilized between access and pull-up transistors during the write operation. It results in an increase in write static noise margin as compared to all considered cells. In the proposed cell, read and write access time is improved along with a reduction in read/write power dissipation as compared to conventional six transistors static random access memory cell. The bitline leakage current in the proposed cell is reduced which improves the Ion/Ioff ratio of the cell under subthreshold region. The proposed cell occupies less area as compared to considered radiationhardened design 12 transistors static random access memory cell. The computed electrical quality metric of proposed cell is better among considered static random access memory cells. Process variation analysis of read stability, access time, power dissipation, read current and leakage current has been performed with the help of Monte Carlo simulation at 3,000 points to get more soundness in the results. All characteristics of static random access memory cells are compared at various supply voltages. [ABSTRACT FROM AUTHOR]

This paper presents a circuit-level technique of designing a low power and half select free 10T Static Random-Access Memory Cell (SRAM). The proposed cell works with single end read operation and differential write operation. The proposed bit-cell is free from half select issue and supports bit interleaving format. The presented 10T cell exhibits 40.75% lower read power consumption in comparison to conventional 6T SRAM cell, attributed to reduction of activity factor during read operation. The loop cutting transistors used in core latch improve write signal-to-noise margin (WSNM) by 14.94% and read decoupled structure improve read signal-to-noise margin (RSNM) by 2. 0 2 × as compared to conventional 6T SRAM. In the proposed work, variability analysis of significant design parameters such as read current, stand-by SNM, and read power of the projected 10T SRAM cell is presented and compared with considered topologies. Mean value of hold static noise margin of the cell for 3000 samples is 1. 7 5 × times higher than the considered D2p11T cell. The proposed 10T cell shows 1. 8 3 × and 1. 2 2 × narrower read access time and write access time, respectively, as compared to conventional 6T SRAM cell. Read current to bit-line leakage current ratio of the proposed 10T cell has been investigated and is improved by 2. 7 5 × as compared to conventional 6T SRAM cell. The write power delay product and read power delay product of the proposed 10T cell are 4. 2 1 × and 2. 7 9 × lower than conventional 6T SRAM cell. In this work, cadence virtuoso tool with Generic Process Design Kit (GPDK) 45 nm technology file has been utilized to carry out simulations. [ABSTRACT FROM AUTHOR]