1. An Improved SAR Controller for Fast Locking and Relocking All Digital DLL
- Author
-
Xu Chao, Daoming Ke, ChangYong Zheng, LiLi Wang, Jian Meng, Junning Chen, and Tailong Xu
- Subjects
Very-large-scale integration ,CMOS ,business.industry ,Computer science ,Control theory ,Embedding ,Clock skew ,business ,Computer hardware - Abstract
All digital delay-locked loops are widely used to solve the clock skew in modern day VLSI. However, the conventional SARDLL has the dead-lock problem, which limits its applications. So an improved SAR controller without dead-lock is proposed by embedding a restarting module into the conventional SAR controller. Using the improved SAR controller, a fast locking and relocking all digital SARDLL is implemented in 0.18μm CMOS . Post-layout transistor-level simulation results show that the lock-in and relock-in time are both within N cycles of input clock for N-bit SAR controller.
- Published
- 2012
- Full Text
- View/download PDF