1. Board- and rack-scale optical interconnection architectures for disaggregated data centers
- Author
-
Nikos Pleros, George Mourgias-Alexandris, Miltiadis Moralis-Pegios, Konstantinos Fotiadis, Stelios Pitris, Charoula Mitsolidou, Nikos Terzenidis, Theoni Alexoudi, and Konstantinos Vyrsokinos
- Subjects
Resource (project management) ,Computer science ,Distributed computing ,Latency (audio) ,Throughput ,Context (language use) ,Energy consumption ,Latency (engineering) ,Routing (electronic design automation) ,Efficient energy use - Abstract
The ever-increasing energy consumption of Data Centers (DC), along with the significant waste of resources that is observed in traditional DCs, have forced DC operators to invest in solutions that will considerably improve energy efficiency. In this context, Rack- and board-scale resource disaggregation is under heavy research, as a groundbreaking innovation that could amortize the energy and cost impact caused by the vast diversity in resource demand of emerging DC workloads. However disaggregation, by breaking apart the critical CPU-to-memory path, introduces a challenging set of requirements in the underlying network infrastructure, that has to support low-latency and high-throughput communication for a high number of nodes. In this paper we present our recent work on optical interconnects towards enabling resource disaggregation both on Rack-level as well as on board-level. To this end, we have demonstrated the Hipoλaos architecture that can efficiently integrate Spanke-based switching with AWGR-based wavelength routing and optical feedforward buffering into highport switch layouts. The proof-of-concept Hipoλaos prototype, based on the 1024-port layout, provide latency performance of 456ns, while system level evaluations reveal sub-μs latency performance for a variety of synthetic traffic profiles. Moving towards high-capacity board-level interconnects, we present the latest achievements realized within the context of H2020-STREAMS project, where single-mode optical PCBs hosting Si-based routing modules and mid-board optics are exploited towards a massive any-to-any, buffer-less, collision-less and extremely low latency routing platform with 25.6Tb/s throughput. Finally, we combine the Hipolaos and STREAMS architectures in a dual-layer switching scheme and evaluate its performance via system-level simulations.
- Published
- 2020
- Full Text
- View/download PDF