Search

Your search keyword '"I/O management"' showing total 33 results
Start Over Descriptor "I/O management" Publisher pennwell publishing corp.
33 results on '"I/O management"'

1. Peripheral/channel interfaces take on network roles

Author

Andrews, Warren

Subjects
Bandwidth allocation, Bandwidth technology, Communications technology, Network architecture, Bandwidth, Network architecture, Telecommunication, Disk access scheduling, I/O management
Abstract

Technologies that were initially conceived to provide I/O channels between computers and peripherals are now blossoming to fill some networking needs. Developments are being pulled by the seemingly unquenchable demand […]

Published
1994

2. Peripheral interfaces offer fast networking solutions

Author

Andrews, Warren

Subjects
Research and development, Supercomputer, Network architecture, Protocol, FDDI, Problem solving, Network architecture, Supercomputers, Disk access scheduling, Fiber Distributed Data Interface Standard, I/O management, Industrial research, High technology, Computer network protocols
Abstract

HiPPI and Fiber Channel may have been defined as peripheral interfaces, but designers are taking advantage of their high data transfer rates to solve their networking problems. High-speed processors and […]

Published
1992

3. On-board processors target I/O bottlenecks

Author

Donlin, Mike

Subjects
Disk access scheduling, I/O boards/cards, I/O management, Directories
Abstract

On-board processors target I/O bottlenecks Heavy serial I/O traffic can slow even the most powerful CPU to a crawl. At peak usage times, the barrage of data from a dozen […]

Published
1990

4. Output options for artists; fine artists cope with today's output technology

Author

LeWinter, Renee and Baron, Cynthia

Subjects
Ink jet printer, Color, Technology, Ink-jet printers, Thermal printers, Graphic arts, Disk access scheduling, Art, I/O management
Abstract

Output Options for Artists Each software and interface advance seduces artists with onscreen tools and possibilities. Unfortunately, like most seductions, the reality rarely lives up to the fantasy. When pixel […]

Published
1991

5. New bus and transceiver technologies aim to unlock high-end system performance

Author

Andrews, Warren

Subjects
Research and development, Transceiver, Bus architecture, Time to market, New technique, Processor architecture, Multiprocessing, Packet switch, Oracle America Inc. -- Product development, Buses (Computers) -- Product development, Multiprocessing, Transceivers -- Product development, Product development, Disk access scheduling, New products, Processor architecture, I/O management, Logic circuitry, Industrial research
Abstract

Sun Microsystems (Mountain View, CA), working in conjunction with the Zerox PARC (Palo Alto, CA), is reportedly about to release a new bus--and new transceiver logic to the market. The […]

Published
1991

6. SBus poised for success

Subjects
Bus architecture, Oracle America Inc. -- Standards, Sun Microsystems SPARCstation (SPARC-based system) -- Standards, Buses (Computers) -- Standards, Disk access scheduling, I/O boards/cards -- Standards, I/O management
Abstract

SBus is here now. There are already hundreds of thousands of slots in the field, and the number is growing at an accelerating pace. Further, SBus isn't just for desktop […]

Published
1991

8. Unix environment offers flexible I-O design

Author

Petersen, J.F. and Picus, S.J.

Subjects
UNIX, Software Engineering, Operating Environments, Object-Oriented Languages, Software Design, Programming, I/O Management
Published
1986

9. Designers seek new approaches to open I-O bottlenecks

Author

Wilson, Ron

Subjects
Microprocessor, Virtual LAN, Bus architecture, Processor speed, Microprocessor upgrade, Computer design, Pre-packaged LAN, LAN, Central processing units, Local area networks, Burst mode, Buses (Computers), Computer design, Microprocessors, Processor speed, Memory, Disk access scheduling, I/O management
Abstract

Designers seek new approaches to open I/O bottlenecks Faster microprocessors and peripherals can cause indigestion on the system bus. It may take the combined efforts of CPU and peripheral chip […]

Published
1988

10. Getting I/O buses to keep up with high-speed processors

Author

Powell, Tom

Subjects
System design, Bus architecture, Processor speed, Processor architecture, Buses (Computers), Processor speed, Disk access scheduling, System design, Systems analysis, I/O boards/cards, Processor architecture, I/O management
Abstract

Today, very high speed CISC microprocessors, such as the 68040, can move data at almost 70 Mbytes/s. But this high-data bandwidth can be reduced tremendously by an inefficient I/O bus […]

Published
1991

11. BIOS standard would link real-time kernels to new hardware

Author

Williams, Tom

Subjects
64-bit operating system, 32-bit operating system, Real-time system, Operating system, Ready Systems -- Standards, Real-time systems -- Standards, Operating systems -- Standards, Specifications, I/O routines, Disk access scheduling, Real-time control -- Standards, I/O management
Abstract

BIOS standard would link real-time kernels to new hardware Kernel and operating system vendors are actively pursuing ways to easily port operating systems--and especially real-time applications--to new hardware environments. These […]

Published
1990

12. Bus master interface chips boost MCA transfer rate

Author

Bond, John

Subjects
Coprocessor, Standard IC, Bus architecture, Performance improvement, Protocol, Multiprocessing, International Business Machines Corp. -- Product development, Buses (Computers) -- Product development, Multiprocessing, Integrated circuits -- Product development, Semiconductor chips -- Product development, Disk access scheduling, Micro Channel Architecture, Coprocessors -- Product development, I/O management, Computer network protocols
Abstract

IBM's announcement of a bus master capability for the Micro Channel Architecture (MCA), the I/O bus on all PS/2 PCs, has added both performance and importance to this bus. But […]

Published
1990

13. A schizophrenic market: despite respectable growth, the market for color hard-copy output lacks strong customer demand

Author

Gantz, John

Subjects
Quality control, Color, Computer graphics, Computer-aided design, Graphic arts, Disk access scheduling, I/O management, Quality control
Abstract

A Schizophrenic Market Fine artists who want to work with computer graphics face a daunting problem. Put simply, today's hard-copy output devices do not meet the needs of fine artists […]

Published
1991

14. Intelligent disk access improves throughput

Author

McGrath, Jim

Subjects
10GB - 14.99GB hard disk drive, 15GB - 19.99GB hard disk drive, New technique, Performance improvement, OEM, 20GB - 25GB hard disk drive, Disk access scheduling, New products, OEMs (Original equipment manufacturers), I/O management, Disk drives
Abstract

Two features now available on highend drives improve performance in high-traffic random-access situations: command reordering and multitasking command execution. Smarter command ordering Changing the order in which drive commands are […]

Published
1993

15. The emergence of SCSI

Author

Newman, Thomas

Subjects
SCSI, Bus architecture, Buses (Computers), Small Computer Systems Interface, Connectivity, Disk access scheduling, Parallel interface, I/O management
Abstract

What started in the early 1980s as a simple disk-drive interface has developed into an interface capable of interconnecting many different device types over a wide range of computer platforms. […]

Published
1992

16. Two-chip set implements C-bus II spec

Author

Wilson, Dave

Subjects
Bus architecture, New technique, Processor architecture, Multiprocessing, Corollary Inc. -- Product introduction, Corollary Symmetric Integrated Multiprocessor Logic (Microprocessor) -- Product introduction, Buses (Computers) -- Product introduction, Multiprocessing, Specifications, Disk access scheduling, New products, Processor architecture, I/O management
Abstract

Following hard on the heels of its popular C-bus multiprocessor bus architecture, Corollary has debuted its next-generation design. Cubbed C-bus II, it's a fully symmetric bus designed to support multiple […]

Published
1991

17. Turbochannel targets graphics, networking and large database storage

Author

Christensen, Brenda H.

Subjects
System design, New technique, Digital Equipment Corp. -- Product development, Buses -- Product development, Specifications, Disk access scheduling, System design, Systems analysis, New products, I/O management
Abstract

The Turbochannel VO interconnect design originated from the same design philosophy as the RISC computer architectures. in the Turbochannel interconnect, as in RISC, the architecture is designed by analyzing where […]

Published
1991

18. New SBus specification helps developers prepare for the future

Author

Kalkat, Kuljeet

Subjects
System design, New technique, RISC, Oracle America Inc. -- Product development, Buses -- Product development, Specifications, Disk access scheduling, System design, New products, Systems analysis, I/O management
Abstract

Bus, a highperformance, open bus architecture designed by Sun Microsystems, is emerging as a standard I/O interconnect for RISC desktop and server systems, optimized for the technologies of the 1990s. […]

Published
1991

19. IC vendors pare cost of low-end ATs

Author

Wilson, Ron

Subjects
Western Digital Corp. -- Product development, Chips and Technologies Inc. -- Product development, IBM PC AT (Microcomputer) -- Product development, Peripheral controllers -- Product development, Compatible hardware -- Product development, Upward/downward compatibility -- Product development, Compatible software -- Product development, Disk access scheduling, Forward compatibility -- Product development, I/O management
Abstract

IC vendors pare cost of low-end ATs In the last month, two IC vendors announced aggressive integration schemes for the peripheral chips--the serial, parallel, disk and video controllers--that surround the […]

Published
1990

20. Filter slashes cost of multi-MHz circuits

Author

Wilson, Ron

Subjects
Standard IC, Integrated circuit design, Circuit designer, International Microelectronic Products Inc. -- Product introduction, International Microelectronic Products IMP4250 (Integrated circuit) -- Product introduction, Circuit design, Magnetic recorders and recording -- Heads, Integrated circuits -- Product introduction, Semiconductor chips -- Product introduction, Disk access scheduling, Storage media -- Product introduction, I/O management, Read/write heads -- Product introduction
Abstract

Filter slashes cost of multi-MHz circuits The four-stage device extends the benefits of highly integrated adaptive filters to circuits that must operate above 1 MHz. Previous single-chip filters have used […]

Published
1990

21. Intelligent quad serial chip boasts 10-Mips RISC core

Author

Wilson, Ron

Subjects
Standard IC, RISC, Cirrus Logic Inc. -- Product introduction, Cirrus Logic CD2400 (Integrated circuit) -- Product introduction, Integrated circuits -- Product introduction, Semiconductor chips -- Product introduction, Disk access scheduling, I/O management
Abstract

Intelligent quad serial chip boasts 10-Mips RISC core Interfacing multiple synchronous serial channels to a host computer presents a thorny partitioning problem. There are several good universal synchronous/asynchronous receiver-transmitter (USART) […]

Published
1990

22. 16-bit controller features new RISC-like core, CPU control of I/O

Author

Wilson, Ron

Subjects
Standard IC, Integrated circuit design, New technique, Circuit designer, Processor architecture, Siemens AG -- Product introduction, Siemens 80C166 (Microcontroller) -- Product introduction, Circuit design, Integrated circuits -- Product introduction, Semiconductor chips -- Product introduction, Disk access scheduling, New products, I/O management, Processor architecture
Abstract

A new 16-bit single-chip microcontroller from Siemens, the 80C166, reflects a recent trend in the design of these highly integrated, but computationally powerfull, parts. Unlike some early designs, the chip's […]

Published
1990

23. Sensible color: a human-oriented system makes matching screen and hard-copy colors easier

Author

Murch, Gerald M. and Taylor, Joann M.

Subjects
Time to market, New technique, Tektronix Inc. -- Product development, Tektronix HVC (Computer peripheral) -- Product development, Color, Product development, Disk access scheduling, New products, I/O management
Abstract

Sensible Color A computer graphics professional might spend hours, painstakingly choosing and balancing colors in order to create an image, and then spend only a minute to print out hard […]

Published
1988

25. DMA Cache Speeds Execution in Mixed-Bus Systems

Author

Tehranian, M.M.

Subjects
System Design, Memory, Access Time, Cache Memory, Buses, Multibus, Adaptability, Evaluation, 16-Bit, Minicomputer, Memory Management, I/O Management, Digital PDP 11 84 -- Evaluation
Published
1985

26. I-O Computer Supercharges Mini Systems

Author

Raguskus, A.G.

Subjects
Computers, Supercomputer, Minicomputer, Data Transfer Rate, Concurrent Programming, Parallelism, Pipelining, Specialization, Special-Purpose Computers, Efficiency, I/O Management
Published
1985

28. Digital enlarges its DECstation family

Author

Rosenberg, Debra

Subjects
Product Introduction, Workstations, I/O Management, Digital Equipment Corp. -- Product introduction, DEC DECstation 5000 200CX (Workstation) -- Product introduction, DEC DECstation 5000 200PX (Workstation) -- Product introduction, DEC DECstation 5000 200PXG Turbo (Workstation) -- Product introduction, DEC DECstation 5000 200PXG (Workstation) -- Product introduction
Abstract

Digital Enlarges its DECstation Family Digital Equipment Corp. (Maynard, MA) has introduced the DECstation 5000 Model 200 system. "What we tried to accomplish with this system was to have a […]

Published
1990

29. Split-bus schemes relieve bus overload to push performance

Author

Lieberman, David

Subjects
Multiprocessing, Processor Architecture, Buses, I/O Management, New Technique, Memory Management, Microprocessor, Minicomputer, Gould Inc. Computer Systems Div. -- Product information, Mercury Computer Systems Inc. -- Product information, Mercury Computer Systems MC-VM-I/O (Coprocessor) -- Design and construction, Gould Concept 32-2000 (Computer system) -- Design and construction
Published
1989

30. Vector-scalar board moves I-O subsystem into new environments

Author

Wilson, Ron

Subjects
Performance improvement, Disk access scheduling, I/O boards/cards, I/O management
Abstract

Vector/scalar board moves I/O subsystem into new environments Developers of dedicated signal- or image-processing systems often use VAXes or similar superminicomputers to test the conceptual design of their systems. Superminis […]

Published
1988

31. SCSI-2 de facto standard near

Author

Martin, S. Louis

Subjects
SCSI, Small Computer Systems Interface, Disk access scheduling, I/O management
Abstract

SCSI-2 de facto standard near Late this month, the SCSI-2 plenary committee will vote on whether to forward Revision 7 of SCSI-2 to its parent ANSI committee. If that happens, […]

Published
1989

32. Programmable serial I-O controller targets Micro Channel systems

Author

Donlin, Mike

Subjects
Programmable controller, Metacomp Inc. -- Product introduction, Metacomp PScomm2-4 (Circuit board) -- Product introduction, Disk access scheduling, Programmable controllers -- Product introduction, Micro Channel Architecture, Programmable logic controllers -- Product introduction, I/O management
Abstract

Programmable serial I/O controller targets Micro Channel systems The PScomm2/4 from Metacomp is an intelligent serial I/O controller desinged for use with the IBM PS/2 Models 50, 60, 70, 80 […]

Published
1989

33. High-performance processors pose new challenges

Author

Billig, Richard

Subjects
Microprocessor, Bus architecture, Microprocessor upgrade, Central processing units, Buses (Computers), Microprocessors, Memory, Disk access scheduling, I/O management
Abstract

High-performance processors pose new challenges Balancing the performance of tomorrow's microprocessors may not be possible within the constraints of today's bus board sizes and technologies. Without some system architecture changes, […]

Published
1988

Catalog

Books, media, physical & digital resources
See catalog results