1. Scale up your In-Memory Accelerator: leveraging wireless-on-chip communication for AIMC-based CNN inference
- Author
-
Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica, Universitat Politècnica de Catalunya. IDEAI-UPC - Intelligent Data sciEnce and Artificial Intelligence Research Group, Bruschi, Nazareno, Tagliavini, Giuseppe, Conti, Francesco, Abadal Cavallé, Sergi, Cabellos Aparicio, Alberto, Alarcón Cot, Eduardo José, Karunaratne, Geethan, Boybat, Irem, Benini, Luca, Rossi, Davide, Universitat Politècnica de Catalunya. Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya. Departament d'Enginyeria Electrònica, Universitat Politècnica de Catalunya. IDEAI-UPC - Intelligent Data sciEnce and Artificial Intelligence Research Group, Bruschi, Nazareno, Tagliavini, Giuseppe, Conti, Francesco, Abadal Cavallé, Sergi, Cabellos Aparicio, Alberto, Alarcón Cot, Eduardo José, Karunaratne, Geethan, Boybat, Irem, Benini, Luca, and Rossi, Davide
- Abstract
Analog In-Memory Computing (AIMC) is emerging as a disruptive paradigm for heterogeneous computing, potentially delivering orders of magnitude better peak performance and efficiency over traditional digital signal processing architectures on Matrix-Vector multiplication. However, to sustain this throughput in real-world applications, AIMC tiles must be supplied with data at very high bandwidth and low latency; this poses an unprecedented pressure on the on-chip communication infrastructure, which becomes the system's performance and efficiency bottleneck. In this context, the performance and plasticity of emerging on-chip wireless communication paradigms provide the required breakthrough to up-scale on-chip communication in large AIMC devices. This work presents a many-tile AIMC architecture with inter-tile wireless communication that integrates multiple heterogeneous computing clusters, embedding a mix of parallel RISC-V cores and AIMC tiles. We perform an extensive design space exploration of the proposed architecture and discuss the benefits of exploiting emerging on-chip communication technologies such as wireless transceivers in the millimeter-wave and terahertz bands., This work was supported by the WiPLASH project (g.a. 863337), founded from the European Union’s Horizon 2020 research and innovation program., Peer Reviewed, Postprint (author's final draft)
- Published
- 2022