Search

Your search keyword '"Idir, Nadir"' showing total 50 results

Search Constraints

Start Over You searched for: Author "Idir, Nadir" Remove constraint Author: "Idir, Nadir" Publisher ieee Remove constraint Publisher: ieee
50 results on '"Idir, Nadir"'

Search Results

2. Modelling and minimization of the parasitic capacitance of ring core inductors

3. Modeling and Minimization of the Parasitic Capacitances of Single-Layer Toroidal Inductors.

14. Design Method of PCB Inductors for High-Frequency GaN Converters.

15. Accurate Measurement of Dynamic on-State Resistances of GaN Devices Under Reverse and Forward Conduction in High Frequency Power Converter.

21. Optimization Method of CM Inductor Volume Taking Into Account the Magnetic Core Saturation Issues.

27. PWM Strategy for the Cancellation of Common-Mode Voltage Generated by Three-Phase Back-to-Back Inverters.

35. Leakage Inductance Analytical Calculation for Planar Components With Leakage Layers.

36. High-Frequency Behavioral Ring Core Inductor Model.

37. Characterization Method of SiC-JFET Interelectrode Capacitances in Linear Region.

39. Using Current Surface Probe to Measure the Current of the Fast Power Semiconductors.

40. NIF-Based Frequency-Domain Modeling Method of Three-Wire Shielded Energy Cables for EMC Simulation.

42. An Improved Parasitic Capacitance Cancellation Method for Planar Differential Mode Inductor in EMI Filters.

43. Characterization and Modeling of Hysteresis for Magnetic Materials Used in EMI Filters of Power Converters.

44. Multiprobe Measurement Method for Voltage-Dependent Capacitances of Power Semiconductor Devices in High Voltage.

45. A High Frequency Equivalent Circuit and Parameter Extraction Procedure for Common Mode Choke in the EMI Filter.

46. Motor Overvoltage Limitation by Means of a New EMI-Reducing PWM Strategy for Three-Level Inverters.

47. Modeling of Conducted EMI in Adjustable Speed Drives.

48. Skin Effect and Dielectric Loss Models of Power Cables.

49. A New Carrier-Based PWM Providing Common-Mode-Current Reduction and DC-Bus Balancing for Three-Level Inverters.

50. Active Gate Voltage Control of Turn-on di/dt and Turn-off dv/dt in Insulated Gate Transistors.

Catalog

Books, media, physical & digital resources