Search

With the ever-increasing demand for real-time video applications, a dedicated and efficient architecture for motion estimation has become a necessity. In this paper, we present an architecture for affine motion estimation which meets the real-time application requirements. The architecture employs a modular memory structure for efficient pipelined parallel implementation of affine motion estimation using the one-dimensional hierarchical search (IDHS) algorithm. Implementation results in terms of the number of clock cycles and PSNR values demonstrate the efficiency of the proposed architecture.

The present paper proposes architecture for quality-adaptive real-time transmission of audio streams over the Internet. A feedback mechanism between the transport layer and the application layer, that ensures the quality adjustment of real-time streams, forms the backbone of this architecture. A rate adaptation protocol, based on the additive increase/multiplicative decrease principle, is the underlying protocol for the transport layer. It has been proved to be TCP-friendly, fair and effective in keeping the network congestion control separate from the application layer. A quality-adaptive layered coder serves to achieve reliability in the application layer.

This paper describes a method to verify a finite state machine by theorem proving. For some instances, inductive reasoning comes in handy to support the proof of verification. In this work the theorem prover itself tries to find out the properties on which induction needs to be applied. A short account of the proof procedure which is based on goal directed backward reasoning is given. A nontrivial example is presented to illustrate the approach. A proof construction algorithm has been provided. >