35 results on '"Doria, Rodrigo T."'
Search Results
2. Experimental Analysis of HfO2/X ReRAM devices by the Capacitance Measurements
3. Standard MOS Diodes Composed by SOI UTBB Transistors
4. Junctionless Nanowire Transistor for Analog Applications: Cascode Current Mirror Configuration
5. Ultra-Low-Power Diodes Composed by SOI UTBB Transistors
6. SOI UTBB Capacitive Cross-Coupling Effects in Ultimate Technological Nodes
7. Junctionless Nanowire Transistors Based Wilson Current Mirror Configuration
8. Junctionless Nanowire Transistors Based Common-Source Current Mirror
9. Variability Modeling in Triple-Gate Junctionless Nanowire Transistors.
10. Thermal Cross-Coupling Effects Analysis in UTBB Transistors
11. Analysis of the Thermal Properties of Self-Cascode Structures Composed by UTBB Transistors
12. Modeling Schottky Diode Rectifiers Considering the Reverse Conduction for RF Wireless Power Transfer.
13. Analysis of the substrate effect by the capacitive coupling in SOI UTBB Transistors
14. Analysis of the Output Conductance Degradation With the Substrate Bias in SOI UTB and UTBB Transistors
15. Adaption of triple gate junctionless MOSFETs analytical compact model for accurate circuit design in a wide temperature range
16. Lateral spacers influence on the effective channel length of junctionless nanowire transistors
17. A new method for junctionless transistors parameters extraction
18. Analysis of p-type Junctionless nanowire transistors with different crystallographic orientations
19. Analysis of the substrate bias effect on the thermal properties of SOI UTBB transistors
20. Influence of the crystal orientation on the operation of junctionless nanowire transistors
21. Physical insights on the dynamic response of junctionless nanowire transistors
22. A new series resistance extraction method for junctionless nanowire transistors
23. Effect of channel doping concentration on the harmonic distortion of asymmetric n- and p-type self-cascode MOSFETs
24. Effective channel length in Junctionless Nanowire Transistors
25. Use of back gate bias to enhance the analog performance of planar FD and UTBB SOI transistors-based self-cascode structures
26. Effect of the temperature on on Junctionless Nanowire Transistors electrical parameters down to 4K
27. Effective mobility analysis of n- and p-types SOI junctionless nanowire transistors
28. Temperature and back-gate bias influence on the operation of lateral SOI PIN photodiodes
29. Analog operation of Junctionless Nanowire Transistors down to liquid helium temperature
30. The influence of the substrate bias in Junctionless nanowire transistors
31. Non-linear behavior of Junctionless nanowire transistors operating in the linear regime
32. Effective channel length in Junctionless Nanowire Transistors.
33. Effect of channel doping concentration on the harmonic distortion of asymmetric n- and p-type self-cascode MOSFETs.
34. Use of back gate bias to enhance the analog performance of planar FD and UTBB SOI transistors-based self-cascode structures.
35. Cryogenic Operation of Junctionless Nanowire Transistors.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.