15 results on '"Devanathan, V.R."'
Search Results
2. New Methods for Simulation Speed-up and Test Qualification with Analog Fault Simulation
3. ProCA: Progressive Configuration Aware Design Methodology for Low Power Stochastic ASICs
4. Physical-Aware Memory BIST Datapath Synthesis: Architecture and Case-Studies on Complex SoCs
5. Towards effective and compression-friendly test of memory interface logic
6. Glitch-Aware Pattern Generation and Optimization Framework for Power-Safe Scan Test
7. On Power-profiling and Pattern Generation for Power-safe Scan Tests
8. A stochastic pattern generation and optimization framework for variation-tolerant, power-safe scan test
9. Reducing SoC Test Time and Test Power in Hierarchical Scan Test : Scan Architecture and Algorithms
10. Hazard-Aware Directed Transition Fault ATPG for Effective Critical Path Test.
11. PMScan : A power-managed scan for simultaneous reduction of dynamic and leakage power during scan test.
12. A framework for distributed and hierarchical design-for-test.
13. Novel Bi-partitioned Scan Architecture to Improve Transition Fault Coverage.
14. A framework for concurrency control in real-time distributed collaboration for mobile systems.
15. Physical-Aware Memory BIST Datapath Synthesis: Architecture and Case-Studies on Complex SoCs.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.