14 results on '"Afshar H"'
Search Results
2. A Slice-Based Automatic Hardware/Software Partitioning Heuristic
3. Measuring and Reducing the Performance Gap between Embedded and Soft Multipliers on FPGAs.
4. Highly Versatile DSP Blocks for Improved FPGA Arithmetic Performance.
5. Synthesis of Floating-Point Addition Clusters on FPGAs Using Carry-Save Arithmetic.
6. A flexible DSP block to enhance FPGA arithmetic performance.
7. Using 3D integration technology to realize multi-context FPGAs.
8. Exploiting fast carry-chains of FPGAs for designing compressor trees.
9. Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming.
10. Efficient synthesis of compressor trees on FPGAs.
11. A Very Fast and Low Power Pseudo-Incrementer for Address Bus Encoder/Decoder.
12. A Novel Merged Multiplier-Accumulator Embedded in DSP Coprocessor.
13. A Very High Performance Address BUS Encoder
14. A very high performance address BUS encoder.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.