1. Design of 2.1 GHz CMOS Low Noise Amplifier
- Author
-
En-ling Li, Dang-qiang Yang, Ying Xue, Lin-hong Song, and Meng Chu
- Subjects
Computer Networks and Communications ,business.industry ,Computer science ,Hardware_PERFORMANCEANDRELIABILITY ,LC circuit ,Inductor ,Noise figure ,Low-noise amplifier ,Die (integrated circuit) ,Cmos low noise amplifier ,law.invention ,Noise ,Hardware_GENERAL ,law ,Signal Processing ,Shielded cable ,Hardware_INTEGRATEDCIRCUITS ,Electronic engineering ,Telecommunications ,business ,Information Systems - Abstract
This paper discusses the design of a fully differential 2.1 GHz CMOS low noise amplifier using the TSMC 0.25 μm CMOS process. Intended for use in 3G, the low noise amplifier is fully integrated and without off-chip components. The design uses an LC tank to replace a large inductor to achieve a smaller die area, and uses shielded pad capacitances to improve the noise performance. This paper also presents evaluation results of the design.
- Published
- 2006
- Full Text
- View/download PDF