Search

Objectives Recently, the Gram-negative bacterium Klebsiella oxytoca has been identified as an emerging pathogen. Here we report the draft genome of a 2,3-butanediol-producing strain, K. oxytoca CCTCC M207023, isolated from soil in Nanjing, China. The tetracycline-resistant phenotype and the high yield of 2,3-butanediol was demonstrated. Methods The draft genome of K. oxytoca CCTCC M207023 was determined using an Illumina NovaSeq™ 6000 next-generation DNA sequencing platform. Clean sequencing data were subsequently assembled using SOAPdenovo. Results The draft genome of K. oxytoca CCTCC M207023, comprising 5 658 144 bp and with a GC content of 56.50%, was assembled into 5262 open-reading frames (ORFs). Antimicrobial resistance genes were also annotated. Conclusions The draft genome sequence of K. oxytoca CCTCC M207023 reported here will be a reference for comparative analysis with the antimicrobial resistance mechanisms for the safety of 2,3-butanediol industrial production.

Terpenoids are a large class of natural compounds based on the C5 isoprene unit, with many biological effects such activity against cancer and allergies, while some also have an agreeable aroma. Consequently, they have received extensive attention in the food, pharmaceutical and cosmetic fields. With the identification and analysis of the underlying natural product synthesis pathways, current microbial-based metabolic engineering approaches have yielded new strategies for the production of highly valuable terpenoids. Yarrowia lipolytica is a non-conventional oleaginous yeast that is rapidly emerging as a valuable host for the production of terpenoids due to its own endogenous mevalonate pathway and high oil production capacity. This review aims to summarize the status and strategies of metabolic engineering for the heterologous synthesis of terpenoids in Y. lipolytica in recent years and proposes new methods aiming towards further improvement of terpenoid production.

The penalty associated with data cache misses is one of the obstacles to the performance of SMT trace processors. The increased latency is not only required to resolve the missing data, the miss will also have negative impact on the PE resources utilization rate of the SMT trace processors. When data cache miss occurs in SMT trace processors, all the completed traces following the data-miss-trace (a trace with at least one data cache miss) will be delayed to commit for the data cache miss event. PE resources occupied by those traces can not be released until traces are committed, which wastes the PE execution resources and hampers the performance of SMT trace processors. In this paper, we propose several data cache miss sensitive thread scheduling mechanisms with the aim to tolerate the penalties of data cache misses. By choosing the thread wisely in trace dispatch and trace commit stages, the SMT trace processors performance can be improved further. Simulation results show that when using L1–L2 thread scheduling mechanism, performance will be improved by 2.8% (2-thread SMT trace processors), 8.0% (4-thread SMT trace processors) and 18.2% (8-thread SMT trace processors) with 8-PE, 512 KB L2 cache configuration.

Trace Processors is a promising next-generation microarchitecture that exploits implicit thread-level parallelism (TLP) in conventional applications by employing aggressive control and data speculation techniques. Although high performance can be achieved by trace processors, but in fact, processing element (PE) resources are still underutilized due to frequent trace cache misses and next-trace mispeculations. When trace cache miss occurs, trace dispatch engine must stall and supply nothing to idle PE until the completion of trace construction. When next-trace mispeculation occurs, in addition to trace dispatch engine stall, all speculative execution results after the mispeculated trace must be discarded. All the operations on those squashed traces are useless. When trace processors scales up with more PEs, this problem will become more severe. Addressing to this problem, we propose augmenting multiple thread contexts into trace processors. A combined microarchitecture—Simultaneous Multithreading trace processors (SMT trace processors) is proposed in this paper. By dispatching trace from other threads, the penalties of trace cache miss and next-trace mispeculation can be tolerated. Introducing multiple thread contexts reduce the percentage of wrong-path speculations for each thread and improve PE execution efficiency significantly. Simulation results show that integrating two thread contexts can improve 8-PE trace processors performance 27.7%. When augmenting four and eight thread contexts, the corresponding improvements are 28.7 and 15.4%. And we believe that even higher performance improvement can be expected when we integrate more PEs into SMT trace processors.

The performance of trace processor rests with trace cache efficiency to a great extent. Higher trace cache miss rate will reduce performance significantly because no traces can be dispatched to the back-end PEs when trace cache miss occurs until the completion of missing trace construction. When running large work set application, higher capacity miss rate is inevitable for the relatively small capacity of trace cache. With the ever-increasing conventional application scale, this problem will become more severe. Addressing to the high capacity miss rate, a two-level trace cache is incorporated with conventional one-level trace cache in this paper. We found that augmenting two-level trace cache can only improve performance in a limited way for the long access latency of two-level trace cache. In order to reduce the access latency of two-level trace cache, a path-based next N trace prefetch mechanism is proposed in this paper. Path-based next N trace prefetch mechanism prefetches the next N trace from current running trace with the help of path-based next N trace prediction which is an extension to the path-based next trace predictor. Simulation results show that the path-based next N trace prefetch mechanism with prefetch distance three attains 11.3% performance improvement over the conventional one-level trace cache mechanism for eight SPECint95 benchmarks.