1. Quasi-planar bulk CMOS technology for improved SRAM scalability
- Author
-
Kai Ling Chiu, Tiehui Liu, C. H. Tsai, C. W. Liang, Chuan-Shian Fu, Mei Hsuan Wu, Borivoje Nikolic, Chung Fu Chang, Chen Hua Tsai, Guan Shyan Lin, Chih Yang Kao, Changhwan Shin, and You Ren Liu
- Subjects
Engineering ,business.industry ,Electrical engineering ,Hardware_PERFORMANCEANDRELIABILITY ,Channel width ,Condensed Matter Physics ,Electronic, Optical and Magnetic Materials ,Planar ,CMOS ,Scalability ,MOSFET ,Hardware_INTEGRATEDCIRCUITS ,Materials Chemistry ,Optoelectronics ,Static random-access memory ,Electrical and Electronic Engineering ,business ,Scaling ,Voltage - Abstract
A simple approach for manufacturing quasi-planar bulk MOSFET structures is demonstrated and shown to be effective not only for improving device performance but also for reducing variation in 6T-SRAM read and write margins, in an early 28 nm CMOS technology. With optimization of the pocket implant doses, voltage scaling is facilitated. Since its benefits increase with decreasing channel width, quasi-planar bulk MOSFET technology should be advantageous for future CMOS technology generations (22 nm and beyond).
- Published
- 2011
- Full Text
- View/download PDF