1. FPGA-Based Digital Taylor–Fourier Transform.
- Author
-
Avalos-Almazan, Gerardo, Aguayo-Tapia, Sarahi, De Jesus Rangel-Magdaleno, Jose, and Avina-Corral, Victor
- Abstract
This research centers on the application of the discrete-time Taylor–Fourier transform (DTTFT) algorithmic implementation for phasor estimation on a field-programmable gate array board. The system employs a finite impulse response structure of a digital Taylor–Fourier filter to extract amplitude and phase information. The hardware description utilizes a multiply accumulator architecture with only forty embedded 9-bit multiplier elements, achieving an 18-bit input–output resolution. Performance assessment involves signal analysis through FPGA-in-the-loop simulation in MATLAB/Simulink. Findings demonstrate that the DTTFT-based phasor estimator can be effectively characterized using VHDL code and implemented on an Intel D2-115 board. [ABSTRACT FROM AUTHOR]
- Published
- 2024
- Full Text
- View/download PDF