Search

This paper describes a radically new kind of logic element. It operates with analogue signals and can be used in both a.c. and d.c. modes. It is logically more powerful than any digital alternative, since one element computes all the functions of classical 2-valued logic. The choice of logic function is governed by the setting of three switches and the logic itself is carried by the phase of the input signals. In addition to 2-valued logic, the behaviour of the device also automatically includes 3-valued logic, essential for dealing with states which lie in the future. The recent theoretical interest in the logic of predictions and future events, coupled with the analogue nature of this new logic element, makes the device a powerful addition to the armoury of computation by machine. [ABSTRACT FROM AUTHOR]

A new method for synthesizing threshold gates is described in this paper. Unlike the existing methods which use RTL structures and suffer from the disadvantages of low signal-to-noise ratio, low operating speed, stringent power supply and component tolerance requirements, this method basically uses a current summing amplifier in conjunction with a differential amplifier chip and overcomes the aforesaid disadvantages of the conventional threshold circuits. The circuit configuration may also be extended to be used as a multi-threshold logic gate.
In the present work a new circuit, which basically consists of a current summing amplifier in conjunction with a high resolution differential comparator chip and a few other components, is described. The circuit provides large fan-in and fan-out capability, wide input voltage tolerance, high signal-to-noise ratio, less stringent power supply and component tolerances. With the addition of a few more components the circuit can be utilized as multi-threshold gates. [ABSTRACT FROM AUTHOR]

Many previous authorities have pointed out the potential advantages of threshold logic gates in comparison with Boolean gates in reducing the gate population per given system (Dertouzos 1965, Lewis 1967, Hurst 1972 a). All these previous comments on population reduction were made without considering the above additional factor of hazard-free realization.
This paper, however, shows that when hazard-free realizations are sought, a further advantage of using threshold gates accrues. The feature that the logic selection of a threshold gate is not a simple rectangle on a Karnaugh-map layout, but rather can be an irregular shape, is a very powerful tool for generating hazard-free networks. Thus an even greater potential saving in gate population per system is generated in this situation, in comparison with a hazard-free Boolean system. Many previous authorities have pointed out the potential advantages of threshold logic gates in comparison with Boolean gates in reducing the gate population per given system (Dertouzos 1965, Lewis 1967, Hurst 1972 a). All these previous comments on population reduction were made without considering the above additional factor of hazard-free realization.
This paper, however, shows that when hazard-free realizations are sought, a further advantage of using threshold gates accrues. The feature that the logic selection of a threshold gate is not a simple rectangle on a Karnaugh-map layout, but rather can be an irregular shape, is a very powerful tool for generating hazard-free networks. Thus an even greater potential saving in gate population per system is generated in this situation, in comparison with a hazard-free Boolean system. [ABSTRACT FROM AUTHOR]

The paper discusses the design of a see-saw astable oscillator constructed with integrated logic circuits. An expression is derived for the frequency of oscillation and various possible applications of the basic circuit are considered. [ABSTRACT FROM AUTHOR]

The article uses the ON and OFF states in electrical circuitry to illustrate the interconnection of controllers in an administrative system. The authoritative roles of two types--controllers in series and controllers in parallel--are defined by an electrical system's four gates. The AND gate, OR gate,and AND/OR gate, which represent controllers in series, controllers in parallel, and conjoint controllers, show how linkages between controllers affect output. The NOT gate represents management by exception where a controller is in a state of passivity until action is needed. The logic of circuit theory, sequential and time-independent gates, and hierarchical control in decision making are mentioned.