Search

This paper describes a silicon receiver for a multiple-input multiple-output (MIMO) wireless channel that supports up to 28.8 Mb/s using a 4 × 4 QPSK configuration over a 5-MHz frequency selective channel. The architecture has two key components: a space-time equalizer that mitigates both spatial and temporal effects of the channel, and a maximum likelihood detector with approximate a posterior probability (ML-APP) soft estimates of the transmit vectors over the MIMO configuration. The space-time equalizer uses an adaptive tap training process that includes a pilot correlator to reduce adaptation noise. The device is 685 k effective logic gates (11.6 mm²) in 0.18-pm 6LM CMOS. [ABSTRACT FROM AUTHOR]

The author presents a history of his efforts to design sustainable and economical circuit construction on paper, which he finds more akin to craft than industry. He focuses on a collection of modules called Rollz-5, which creates organic rhythms out of geometrical forms. A future application of this work will be to create radio devices based on the Platonic solids. [ABSTRACT FROM AUTHOR]

Discusses research being done on fabricating a simple integrated circuit on a paper substance with pentacene as the organic semiconducting material. Reference to a study by F. Eder et al published in a 2004 issue of periodical "Applied Physics Letters"; Example of a simple integrated circuit; Comparison of the minimum signal delay per stage of the surface of a paper and that of a polymer film.