Search

A cryogenic quantum dot thermometer is calibrated and operated using only a single non-galvanic gate connection. The thermometer is probed with radio-frequency reflectometry and calibrated by fitting a physical model to the phase of the reflected radio-frequency signal taken at temperatures across a small range. Thermometry of the source and drain reservoirs of the dot is then performed by fitting the calibrated physical model to new phase data. The thermometer can operate at the transition between thermally broadened and lifetime broadened regimes, and outside the temperatures used in calibration. Electron thermometry was performed at temperatures between $3.0\,\mathrm{K}$ and $1.0\,\mathrm{K}$, in both a $1\,\mathrm{K}$ cryostat and a dilution refrigerator. The experimental setup allows fast electron temperature readout with a sensitivity of $4.0\pm0.3 \, \mathrm{mK}/\sqrt{\mathrm{Hz}}$, at Kelvin temperatures. The non-galvanic calibration process gives a readout of physical parameters, such as the quantum dot lever arm. The demodulator used for reflectometry readout is readily available and very affordable., Comment: 6 pages, 6 figures, supplementary included

The Von-Neumann bottleneck is a clear limitation for data-intensive applications, bringing in-memory computing (IMC) solutions to the fore. Since large data sets are usually stored in nonvolatile memory (NVM), various solutions have been proposed based on emerging memories, such as OxRAM, that rely mainly on area hungry, one transistor (1T) one OxRAM (1R) bit-cell. To tackle this area issue, while keeping the programming control provided by 1T1R bit-cell, we propose to combine gate-all-around stacked junctionless nanowires (1JL) and OxRAM (1R) technology to create a 3-D memory pillar with ultrahigh density. Nanowire junctionless transistors have been fabricated, characterized, and simulated to define current conditions for the whole pillar. Finally, based on Simulation Program with Integrated Circuit Emphasis (SPICE) simulations, we demonstrated successfully scouting logic operations up to three-pillar layers, with one operand per layer.

We report the efforts and challenges dedicated towards building a scalable quantum computer based on Si spin qubits. We review the advantages of relying on devices fabricated in a thin film technology as their properties can be in situ tuned by the back gate voltage, which prefigures tuning capabilities in scalable qubits architectures.

We report the first quantum bit device implemented on a foundry-compatible Si CMOS platform. The device, fabricated using SOI NanoWire MOSFET technology, is in essence a compact two-gate pFET. The qubit is encoded in the spin degree of freedom of a hole Quantum Dot defined by one of the Gates. Coherent spin manipulation is performed by means of an RF E-Field signal applied to the Gate itself.

We successfully demonstrated experimentally the electrical-field-mediated control of the spin of electrons confined in an SOI Quantum Dot (QD) device fabricated with a standard CMOS process flow. Furthermore, we show that the Back-Gate control in SOI devices enables switching a quantum bit (qubit) between an electrically-addressable, yet charge noise-sensitive configuration, and a protected configuration.

This paper reports the first cryogenic characterization of 28nm Fully-Depleted-SOI CMOS technology. A comprehensive study of digital/analog performances and body-biasing from room to the liquid helium temperature is presented. Despite a cryogenic operation, effectiveness of body-biasing remains unchanged and provides an excellent $V_{TH}$ controllability. Low-temperature operation enables higher drive current and a largely reduced subthreshold swing (down to 7mV/dec). FDSOI can provide a valuable approach to cryogenic low-power electronics. Applications such as classical control hardware for quantum processors are envisioned.

We show how to measure and manipulate a single spin in a CMOS device fabricated in a pre-industrial 300 mm CMOS foundry. The device can be used as a spin quantum bit working at very low temperature. The spin manipulation is done by a microwave electric field applied directly on a gate. The presented results are a proof-of-principle demonstration of the possibility to define qubits by means of conventional industrial fabrication processes., Comment: Published in "Emerging Devices for Low-Power and High-Performance Nanosystems; Physics, Novel Functions, and Data Processing" Edited by Simon Deleonibus, Pan Stanford Publisher 2018

We present recent progress towards the implementation of a scalable quantum processor based on fully-depleted silicon-on-insulator (FDSOI) technology. In particular, we discuss an approach where the elementary bits of quantum information - so-called qubits - are encoded in the spin degree of freedom of gate-confined holes in p-type devices. We show how a hole-spin can be efficiently manipulated by means of a microwave excitation applied to the corresponding confining gate. The hole spin state can be read out and reinitialized through a Pauli blockade mechanism. The studied devices are derived from silicon nanowire field-effect transistors. We discuss their prospects for scalability and, more broadly, the potential advantages of FDSOI technology., Comment: 4 pages, 13 figures, Invited contribution at IEDM 2016

Spins in silicon quantum devices are promising candidates for large-scale quantum computing. Gate-based sensing of spin qubits offers compact and scalable readout with high fidelity, however further improvements in sensitivity are required to meet the fidelity thresholds and measurement timescales needed for the implementation of fast-feedback in error correction protocols. Here, we combine radio-frequency gate-based sensing at 622 MHz with a Josephson parametric amplifier (JPA), that operates in the 500-800 MHz band, to reduce the integration time required to read the state of a silicon double quantum dot formed in a nanowire transistor. Based on our achieved signal-to-noise ratio (SNR), we estimate that singlet-triplet single-shot readout with an average fidelity of 99.7% could be performed in 1 $\mu$s, well-below the requirements for fault-tolerant readout and 30 times faster than without the JPA. Additionally, the JPA allows operation at a lower RF power while maintaining identical SNR. We determine a noise temperature of 200 mK with a contribution from the JPA (25%), cryogenic amplifier (25%) and the resonator (50%), showing routes to further increase the read-out speed., Comment: Wrong figure reference corrected

Extensive electrical characterization of ring oscillators (ROs) made in high-$\kappa$ metal gate 28nm Fully-Depleted Silicon-on- Insulator (FD-SOI) technology is presented for a set of temperatures between 296 and 4.3K. First, delay per stage ($\tau_P$), static current ($I_{STAT}$), and dynamic current ($I_{DYN}$) are analyzed for the case of the increase of threshold voltage ($V_{TH}$) observed at low temperature. Then, the same analysis is performed by compensating $V_{TH}$ to a constant, temperature independent value through forward body-biasing (FBB). Energy efficiency optimization is proposed for different supply voltages ($V_{DD}$) in order to find an optimal operating point combining both high RO frequencies and low power dissipation. We show that the Energy-Delay product ($EDP$) can be significantly reduced at low temperature by applying a forward body bias voltage ($V_{FBB}$). We demonstrate that outstanding performance of RO in terms of speed ($\tau_P$=37ps) and static power (7nA/stage) can be achieved at 4.3K with $V_{DD}$ reduced down to 0.325V.

In the standard MOSFET description of the drain current $I_{D}$ as a function of applied gate voltage $V_{GS}$, the subthreshold swing $SS(T)\equiv dV_{GS}/d\log I_{D}$ has a fundamental lower limit as a function of temperature $T$ given by $SS(T) = \ln10~k_BT/e$. However, recent low-temperature studies of different advanced CMOS technologies have reported $SS$(4K or lower) values that are at least an order of magnitude larger. Here, we present and analyze the saturation of $SS(T)$ in 28nm fully-depleted silicon-on-insulator (FD-SOI) devices for both n- and p-type MOSFETs of different gate oxide thicknesses and gate lengths down to 4K. Until now, the increase of interface-trap density close to the band edge as temperature decreases has been put forward to understand the saturation. Here, an original explanation of the phenomenon is presented by considering a disorder-induced tail in the density of states at the conduction (valence) band edge for the calculation of the MOS channel transport by applying Fermi-Dirac statistics. This results in a subthreshold $I_{D}\sim e^{eV_{GS}/k_BT_0}$ for $T_0=35$K with saturation value $SS(T

Quantum computing technology is maturing at a relentless pace, yet individual quantum bits are wired one by one. As quantum processors become more complex, they require efficient interfaces to deliver signals for control and readout while keeping the number of inputs manageable. Digital electronics offers solutions to the scaling challenge by leveraging established industrial infrastructure and applying it to integrate silicon-based quantum devices with conventional CMOS circuits. Here, we combine both technologies at milikelvin temperatures and demonstrate the building blocks of a dynamic random access architecture for efficient readout of complex quantum circuits. Our circuit is divided into cells, each containing a CMOS quantum dot (QD) and a field-effect transistor that enables selective readout of the QD, as well as charge storage on the QD gate similar to 1T-1C DRAM technology. We show dynamic readout of two cells by interfacing them with a single radio-frequency resonator. Our results demonstrate a path to reducing the number of input lines per qubit and enable addressing of large-scale device arrays.

Quantum computers require interfaces with classical electronics for efficient qubit control, measurement and fast data processing. Fabricating the qubit and the classical control layer using the same technology is appealing because it will facilitate the integration process, improving feedback speeds and offer potential solutions to wiring and layout challenges. Integrating classical and quantum devices monolithically, using complementary metal-oxide-transistor (CMOS) processes, enables the processor to profit from the most mature industrial technology for the fabrication of large scale circuits. Here we demonstrate the integration of a single-electron charge storage CMOS quantum dot with a CMOS transistor for control of the readout via gate-based dispersive sensing using a lumped element $LC$ resonator. The control field-effect transistor (FET) and quantum dot are fabricated on the same chip using fully-depleted silicon-on-insulator technology. We obtain a charge sensitivity of $\delta q=165\, \mu e \mathrm{Hz}^{-1/2}$ when the quantum dot readout is enabled by the control FET. Additionally, we observe a single-electron retention time of the order of a second when storing a single-electron charge on the quantum dot at milli-Kelvin temperatures. These results demonstrate first steps towards time-based multiplexing of gate-based dispersive qubit readout in CMOS technology opening the path for the development of an all-silicon quantum-classical processor.

Two-level quantum systems with strong spin-orbit coupling allow for all-electrical qubit control and long-distance qubit coupling via microwave and phonon cavities, making them of particular interest for scalable quantum information technologies. In silicon, a strong spin-orbit coupling exists within the spin-3/2 system of acceptor atoms and their energy levels and properties are expected to be highly tunable. Here we show the influence of local symmetry tuning on the acceptor spin-dynamics, measured in the single-atom regime. Spin-selective tunneling between two coupled boron atoms in a commercial CMOS transistor is utilised for spin-readout, which allows for the probing of the two-hole spin relaxation mechanisms. A relaxation-hotspot is measured and explained by the mixing of acceptor heavy and light hole states. Furthermore, excited state spectroscopy indicates a magnetic field controlled rotation of the quantization axes of the atoms. These observations demonstrate the tunability of the spin-orbit states and dynamics of this spin-3/2 system., Comment: 7 pages, 4 figures. Supplementary information: 6 pages, 5 figures

We report CMOS-compatible quantized current sources (electron pumps) fabricated with nanowires (NWs) on 300 mm SOI wafers. Unlike other Al, GaAs or Si based metallic or semiconductor pumps, the fabrication does not rely on electron-beam lithography. The structure consists of two gates in series on the nanowire and the only difference with the SOI nanowire process lies in long (40 nm) nitride spacers. As a result a single, silicided island gets isolated between the gates and transport is dominated by Coulomb blockade at cryogenic temperatures thanks to the small size and therefore capacitance of this island. Operation and performances comparable to devices featuring e-beam lithography is demonstrated in the non-adiabatic pumping regime, with a pumping frequency up to 300 MHz. We also identify and model signatures of charge traps affecting charge pumping in the adiabatic regime. The availability of quantized current references in a process close to the 28FDSOI technology could trigger new applications for these pumps and allow to cointegrate them with cryogenic CMOS circuits, for instance in the emerging field of interfaces with quantum bits.

Silicon quantum dots are attractive candidates for the development of scalable, spin-based qubits. Pauli spin blockade in double quantum dots provides an efficient, temperature independent mechanism for qubit readout. Here we report on transport experiments in double gate nanowire transistors issued from a CMOS process on 300 mm silicon-on-insulator wafers. At low temperature the devices behave as two few-electron quantum dots in series. We observe signatures of Pauli spin blockade with a singlet-triplet splitting ranging from 0.3 to 1.3 meV. Magneto-transport measurements show that transitions which conserve spin are shown to be magnetic-field independent up to B = 6 T., Comment: 5 pages , 4 figures

Silicon, the main constituent of microprocessor chips, is emerging as a promising material for the realization of future quantum processors. Leveraging its well-established complementary metal-oxide-semiconductor (CMOS) technology would be a clear asset to the development of scalable quantum computing architectures and to their co-integration with classical control hardware. Here we report a silicon quantum bit (qubit) device made with an industry-standard fabrication process. The device consists of a two-gate, p-type transistor with an undoped channel. At low temperature, the first gate defines a quantum dot (QD) encoding a hole spin qubit, the second one a QD used for the qubit readout. All electrical, two-axis control of the spin qubit is achieved by applying a phase-tunable microwave modulation to the first gate. Our result opens a viable path to qubit up-scaling through a readily exploitable CMOS platform., Comment: 12 pages, 4 figures

Hole spins in silicon represent a promising yet barely explored direction for solid-state quantum computation, possibly combining long spin coherence, resulting from a reduced hyperfine interaction, and fast electrically driven qubit manipulation. Here we show that a silicon-nanowire field-effect transistor based on state-of-the-art silicon-on-insulator technology can be operated as a few-hole quantum dot. A detailed magnetotransport study of the first accessible hole reveals a g-factor with unexpectedly strong anisotropy and gate dependence. We infer that these two characteristics could enable an electrically-driven g-tensor-modulation spin resonance with Rabi frequencies exceeding several hundred MHz., Comment: 15 pages, 3 figures

Silicon-On-Insulator nanowire transistors of very small dimensions exhibit quantum effects like Coulomb blockade or single-dopant transport at low temperature. The same process also yields excellent field-effect transistors (FETs) for larger dimensions, allowing to design integrated circuits. Using the same process, we have co-integrated a FET-based ring oscillator circuit operating at cryogenic temperature which generates a radio-frequency (RF) signal on the gate of a nanoscale device showing Coulomb oscillations. We observe rectification of the RF signal, in good agreement with modeling.

Electron spin qubits in silicon, whether in quantum dots or in donor atoms, have long been considered attractive qubits for the implementation of a quantum computer due to the semiconductor vacuum character of silicon and its compatibility with the microelectronics industry. While donor electron spins in silicon provide extremely long coherence times and access to the nuclear spin via the hyperfine interaction, quantum dots have the complementary advantages of fast electrical operations, tunability and scalability. Here we present an approach to a novel hybrid double quantum dot by coupling a donor to a lithographically patterned artificial atom. Using gate-based rf reflectometry, we probe the charge stability of this double quantum dot system and the variation of quantum capacitance at the interdot charge transition. Using microwave spectroscopy, we find a tunnel coupling of 2.7 GHz and characterise the charge dynamics, which reveals a charge T2* of 200 ps and a relaxation time T1 of 100 ns. Additionally, we demonstrate spin blockade at the inderdot transition, opening up the possibility to operate this coupled system as a singlet-triplet qubit or to transfer a coherent spin state between the quantum dot and the donor electron and nucleus., Comment: 6 pages, 4 figures, supplementary information (3 pages, 4 figures)