165 results on '"Ni, Tianming"'
Search Results
2. A demultiplexer-based dual-path switching true random number generator
3. A cost-effective and highly robust triple-node-upset self-recoverable latch design based on dual-output C-elements
4. Reliability analysis and comparison of ring-PUF based on probabilistic models
5. Performance analysis on the liquid cooling plate with the new Tesla valve capillary channel based on the fluid solid coupling simulation
6. Fault-avoidance C-element based low overhead and TNU-resilient latch
7. IDLD: Interlocked Dual-Circle Latch Design with Low Cost and Triple-Node-Upset-Recovery for Aerospace Applications
8. FeMPIM: A FeFET-Based Multifunctional Processing-in-Memory Cell
9. A double-node-upset completely tolerant CMOS latch design with extremely low cost for high-performance applications
10. Thermodynamic and economic analysis of a novel cascade waste heat recovery system for solid oxide fuel cell
11. Performance analysis and optimization of cascade waste heat recovery system based on transcritical CO2 cycle for waste heat recovery in waste-to-energy plant
12. Valid test pattern identification for VLSI adaptive test
13. A high-speed and triple-node-upset recovery latch with heterogeneous interconnection
14. LC-TSL: A low-cost triple-node-upset self-recovery latch design based on heterogeneous elements for 22 nm CMOS
15. MURLAV: A Multiple-Node-Upset Recovery Latch and Algorithm-Based Verification Method
16. Design Guidelines and Feedback Structure of Ring Oscillator PUF for Performance Improvement
17. Design of MNU-Resilient latches based on input-split C-elements
18. A SEU Immune Flip-Flop with Low Overhead
19. Design of node separated triple-node-upset self-recoverable latch
20. Design of Radiation Hardened Latch and Flip-Flop with Cost-Effectiveness for Low-Orbit Aerospace Applications
21. Dual-modular-redundancy and dual-level error-interception based triple-node-upset tolerant latch designs for safety-critical applications
22. A DSP-Based Compensation System for Residual Field Suppression Within a Magnetically Shielded Cylinder
23. A Lightweight and Machine-Learning-Resistant PUF framework based on Nonlinear Structure and Obfuscating Challenges
24. Reliability analysis and comparison of ring-PUF based on probabilistic models
25. SASL-JTAG: A Light-Weight Dependable JTAG
26. Two Double-Node-Upset-Hardened Flip-Flop Designs for High-Performance Applications
27. Designs of High-Speed Triple-Node-Upset Hardened Latch Based on Dual-Modular-Redundancy.
28. Designs of High-Speed Triple-Node-Upset Hardened Latch Based on Dual-Modular-Redundancy
29. A Low Overhead and Double-Node-Upset Self-Recoverable Latch
30. Design of A Highly Reliable and Low-Power SRAM With Double-Node Upset Recovery for Safety-critical Applications
31. A Robust and High-Performance Flip-Flop with Complete Soft-Error Recovery
32. A SEU Immune Flip-Flop with Low Overhead
33. LDAVPM: A Latch Design and Algorithm-Based Verification Protected Against Multiple-Node-Upsets in Harsh Radiation Environments
34. Designs of BCD Adder Based on Excess-3 Code in Quantum-Dot Cellular Automata
35. Worst-case Power Integrity Prediction Using Convolutional Neural Network
36. Nonvolatile Latch Designs With Node-Upset Tolerance and Recovery Using Magnetic Tunnel Junctions and CMOS
37. Circuit Design of 3- and 4-Bit Flash Analog-to-Digital Converters Based on Memristors.
38. A Flexible and High-Performance Lattice-Based Post-Quantum Crypto Secure Coprocessor
39. Nonvolatile Latch Designs With Node-Upset Tolerance and Recovery Using Magnetic Tunnel Junctions and CMOS
40. A Highly Robust and Low Power Flip-Flop Cell with Complete Double-Node-Upset Tolerance for Aerospace Applications
41. Overhead Optimized and Quadruple-Node-Upset Self-Recoverable Latch Design Based on Looped C-Element Matrix
42. A DSP-based magnetic compensation system for optically pumped magnetometer
43. Design of True Random Number Generator Based on Multi-Ring Convergence Oscillator Using Short Pulse Enhanced Randomness
44. Memristor-Based D-Flip-Flop Design and Application in Built-In Self-Test.
45. MRCO: A Multi-ring Convergence Oscillator-based High-Efficiency True Random Number Generator
46. A Lightweight M_TRNG Design based on MUX Cell Entropy using Multiphase Sampling
47. Study on the characteristics and application of voltage-controlled inverse memristor
48. Broadcast-TDMA: A Cost-Effective Fault-Tolerance Method for TSV Lifetime Reliability Enhancement
49. Fortune: A New Fault-Tolerance TSV Configuration in Router-Based Redundancy Structure
50. Fault Coexistence and Grading Aware TSV Test based on Delay Feature
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.