192 results on '"Onodera, H."'
Search Results
2. A Temperature Monitor Circuit with Small Voltage Sensitivity using a Topology Reconfigurable Ring Oscillator
3. 50×20 crossbar switch block (CSB) with two-varistors (a-Si/SiN/a-Si) selected complementary atom switch for a highly-dense reconfigurable logic
4. A novel two-varistors (a-Si/SiN/a-Si) selected complementary atom switch (2V-1CAS) for nonvolatile crossbar switch with multiple fan-outs
5. A low-power and area-efficient radiation-hard redundant flip-flop, DICE ACFF, in a 65 nm thin-BOX FD-SOI
6. Impact of cell distance and well-contact density on neutron-induced Multiple Cell Upsets
7. Similarities of lags, current collapse and breakdown characteristics between source and gate field-plate AlGaN/GaN HEMTs
8. Analysis and comparison of XOR cell structures for low voltage circuit design
9. Area-efficient Reconfigurable Ring Oscillator for Characterization of Static and Dynamic Variations
10. A 25-Gb/s LD driver with area-effective inductor in a 0.18-µm CMOS
11. Dependable VLSI Platform using Robust Fabrics
12. Impact of Body-Biasing Technique on RTN-induced Delay Fluctuation
13. Impact on delay due to random telegraph noise under low voltage operation in logic circuits
14. Multi-core LSI Lifetime Extension by NBTI-Recovery-based Self-healing
15. A 65nm flip-flop array to measure soft error resiliency against high-energy neutron and alpha particles
16. A 65nm CMOS 400ns Measurement Delay NBTI-Recovery Sensor by Minimum Assist Circuit
17. A variation-aware constant-order optimization scheme utilizing delay detectors to search for fastest paths on FPGAS
18. Performance optimization by track swapping on critical paths utilizing random variations for FPGAS
19. Session details: Multicore and DFM
20. A 90nm 8x16 FPGA Enhancing Speed and Yield Utilizing Within-Die Variations
21. A Yield and Speed Enhancement Technique Using Reconfigurable Devices Against Within-Die Variations on the Nanometer Regime
22. ANALYSIS BY TIME-OF-FLIGHT SECONDARY ION MASS SPECTROSCOPY FOR NUCLEAR PRODUCTS IN HYDROGEN PENETRATION THROUGH PALLADIUM
23. Physics-based simulation of back-electrode effects on lag and current collapse in field-plate AlGaN/GaN HEMTs.
24. Variation-sensitive monitor circuits for estimation of Die-to-Die process variation.
25. Modeling of Random Telegraph Noise under circuit operation — Simulation and measurement of RTN-induced delay fluctuation.
26. Dependable VLSI Program in Japan: Program Overview and the Current Status of Dependable VLSI Platform Project.
27. Gradient resistivity method for numerical evaluation of anomalous skin effect.
28. Walking support based on cooperation between wearable-type and cane-type walking support systems.
29. An area effective forward/reverse body bias generator for within-die variability compensation.
30. Correlations between well potential and SEUs measured by well-potential perturbation detectors in 65nm.
31. Analysis of the slip-related falls and fall prevention with an intelligent shoe system.
32. Warning Prediction Sequential for Transient Error Prevention.
33. A 16Gbps laser-diode driver with interwoven peaking inductors in 0.18-µm CMOS.
34. Measurement of on-chip transmission-line with stacked split-ring resonators.
35. Variation-tolerant design of D-flipflops.
36. A design procedure of predictive RF MOSFET model for compatibility with ITRS.
37. A statistical gate-delay model considering intra-gate variability
38. On-chip metamaterial transmission-line based on stacked split-ring resonator for millimeter-wave LSIs.
39. Effect of underlayer dummy fills on on-chip transmission line.
40. Effect of Dummy fills on characteristics of passive devices in CMOS millimeter-wave circuits.
41. Characterization of WID delay variability using RO-array test structures.
42. Erect of regularity-enhanced layout on printability and circuit performance of standard cells.
43. Variability modeling and impact on design.
44. Statistical gate delay model for Multiple Input Switching.
45. Project of Radio on Free Space Optic System Development for Heterogeneous Wireless Services.
46. Dummy fill Insertion considering the effect on high-frequency characteristics of spiral inductors.
47. Link design of Radio on Free Space Optic system for heterogeneous wireless services.
48. A new statistical model of scintillation in RoFSO link and performance evaluation of WLAN system.
49. Measurement of interconnect loss due to dummy fills.
50. A 90nm 8??16 LUT-based FPGA Enhancing Speed and Yield Utilizing Within-Die Variations.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.