14 results on '"Muller, Fabrice"'
Search Results
2. Fast integration of hardware accelerators for dynamically reconfigurable architecture
3. Methodology for designing partially reconfigurable systems using transaction-level modeling
4. Schedulers-Driven approach for dynamic placement/scheduling of multiple DAGs onto SoPCs
5. Optimal static scheduling of real-time dependent tasks on reconfigurable hardware devices
6. Exploring FPGAs capability to host a HPC design
7. Off-line placement of hardware tasks on FPGA
8. Slack-Conserving Based Scheduling of Periodic Real-Time Tasks
9. Weight Bound Limits in Supertasking Approach for Guaranteed Timeline Constraints
10. ÆTHER: Dynamic and Self adaptive Middleware
11. Dynamic and Self adaptive Resource Management: ÆTHER Operating Environment
12. Contentions-conscious dynamic but deterministic scheduling of computational and communication tasks
13. FPGA-based generic neural network architecture
14. Methodology for designing partially reconfigurable systems using transaction-level modeling.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.