61 results on '"Akamatsu, H."'
Search Results
2. Development of TiAu TES X-ray calorimeters for the X-IFU on ATHENA space observatory.
3. Transition-edge sensor pixel parameter design of the microcalorimeter array for the x-ray integral field unit on Athena
4. Ultra-low noise TES bolometer arrays for SAFARI instrument on SPICA
5. Optimising the multiplex factor of the frequency domain multiplexed readout of the TES-based microcalorimeter imaging array for the X-IFU instrument on the Athena x-ray observatory
6. The focal plane assembly for the Athena X-ray Integral Field Unit instrument
7. Microcalorimeter pulse analysis by means of principle component decomposition
8. Development of TES-based detectors array for the X-ray Integral Field Unit (X-IFU) on the future x-ray observatory ATHENA
9. Diffractive optical element for optical data storage
10. Surface-Orientation/Strain Dependence of Quantum Confinement Effects in Si Monolayers for Future CMOS Devices
11. A multiplexer for the AC/DC characterization of TES-based bolometers and microcalorimeters
12. Ion Species Dependence of Relaxation Phenomena of Strained SiGe Layers Formed by Ion Implantation Induced Relaxation Technique
13. Strain and stress tensor evaluation in global and local strained-Si by electron back scattering pattern
14. Channel Strain Analysis in High Performance Damascene-gate pMOSFETs by High Spatial Resolution Raman Spectroscopy
15. HAX-PES Study of SiN Film for Charge Storage Layer in High Performance SONOS Type Flash Memory Cell
16. Evaluation of anisotropic biaxial stress using an immersion lens by Raman analysis based on the polarization rules
17. Impedance Measurement of a Gamma-Ray TES Calorimeter with a Bulk Sn Absorber
18. MEASUREMENT OF ADHESION STRENGTH OF SOLID-STATE DIFFUSION BONDING BETWEEN NICKEL AND COPPER BY MEANS OF LASER SHOCK SPALLATION METHOD
19. Impedance measurement and excess-noise behavior of a Ti∕Au bilayer TES calorimeter
20. Performance test of Ti∕Au bilayer TES microcalorimeter in combination with continuous ADR
21. Status of the DIOS mission
22. A 45nm 2port 8T-SRAM using hierarchical replica bitline technique with immunity from simultaneous R/W access issues
23. Evaluation of adhesive strength between vanadium alloys and yttrium oxide by laser shock spallation method.
24. MEASUREMENT OF ADHESION STRENGTH OF SOLID-STATE DIFFUSION BONDING BETWEEN NICKEL AND COPPER BY MEANS OF LASER SHOCK SPALLATION METHOD.
25. Impedance measurement and excess-noise behavior of a Ti/Au bilayer TES calorimeter.
26. Status of the DIOS mission.
27. A 1.8-ns random cycle SRAM-interface High-speed DRAM (SH-RAM) compiler with Data Line Replica Architecture.
28. Detachable-Fingered Hands for Manipulation of Large Internal Organs in Laparoscopic Surgery.
29. A 45nm Low-Standby-Power Embedded SRAM with Improved Immunity Against Process and Temperature Variations.
30. A Stable SRAM Mitigating Cell-Margin Asymmetricity with A Disturb-Free Biasing Scheme.
31. Structural analysis of a high-speed tool steel irradiated by an intense pulsed ion beam
32. Spatial knowledge and cyberworlds.
33. An application of an intense pulsed ion beam to metal surface modifications.
34. Feasibility study of magnetically levitated microhand for machining and assembly.
35. A 0.5V/100 MHz over-VCC grounded data storage (OVGS) SRAM cell architecture with boosted bit-line and offset source over-driving schemes.
36. A Low Power Complete Charge-Recycling Bus Architecture for Ultra-High Data Rate Ulsi's
37. Feasibility study of magnetically levitated microhand for machining and assembly
38. Non-contact impedance control for redundant manipulators using visual information
39. A Stable SRAM Cell Design Against Simultaneously R/W Disturbed Accesses
40. Structural analysis of a high-speed tool steel irradiated by an intense pulsed ion beam
41. Gate-over-driving CMOS architecture for 0.5 V single-power-supply-operated devices
42. A low power data holding circuit with an intermittent power supply scheme for sub-1V MT-CMOS LSIs
43. Vision-based impedance control for robot manipulators
44. 0.3 to 1.5V embedded SRAM with device-fluctuation-tolerant access-control and cosmic-ray-immune hidden-ECC scheme
45. Comparative study between Si (110) and (100) substrates on mobility and velocity enhancements for short-channel highly-strained PFETs.
46. A Stable SRAM Cell Design Against Simultaneously R/W Disturbed Accesses.
47. A 256 Mb DRAM with 100 MHz serial I/O ports for storage of moving pictures.
48. A Low Power Complete Charge-Recycling Bus Architecture for Ultra-High Data Rate Ulsi's.
49. Gate-over-driving CMOS architecture for 0.5 V single-power-supply-operated devices.
50. A 0.8 V/100 MHz/sub-5 mW-operated mega-bit SRAM cell architecture with charge-recycle offset-source driving (OSD) scheme.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.