61 results on '"Platzner, Marco"'
Search Results
2. Integrating Safety Guarantees into the Learning Classifier System XCS
3. FLight: FPGA Acceleration of Lightweight DNN Model Inference in Industrial Analytics
4. Timing Optimization for Virtual FPGA Configurations
5. Optimization of Application-Specific L1 Cache Translation Functions of the LEON3 Processor
6. Optimal and Greedy Heuristic Approaches for Scheduling and Mapping of Hardware Tasks to Reconfigurable Computing Devices
7. Adaptable Realization of Industrial Analytics Functions on Edge-Devices using Reconfigurable Architectures
8. Proof-Carrying Hardware Versus the Stealthy Malicious LUT Hardware Trojan
9. An FPGA/HMC-Based Accelerator for Resolution Proof Checking
10. Ampehre: An Open Source Measurement Framework for Heterogeneous Compute Nodes
11. Combining Local and Global Search: A Multi-objective Evolutionary Algorithm for Cartesian Genetic Programming
12. I-Codesign: A Codesign Methodology for Reconfigurable Embedded Systems
13. Using Deep Convolutional Neural Networks in Monte Carlo Tree Search
14. Conclusions and Outlook
15. Self-aware Computing: Introduction and Motivation
16. Self-aware Compute Nodes
17. ReconOS
18. On-The-Fly Verification of Reconfigurable Image Processing Modules Based on a Proof-Carrying Hardware Approach
19. Adaptive Playouts in Monte-Carlo Tree Search with Policy-Gradient Reinforcement Learning
20. Thread Shadowing: Using Dynamic Redundancy on Hybrid Multi-cores for Error Detection
21. Integrating Software and Hardware Verification
22. Logiken strukturbildender Prozesse: Automatismen
23. On Semeai Detection in Monte-Carlo Go
24. Problem Decomposition in Cartesian Genetic Programming
25. Multithreaded Programming of Reconfigurable Embedded Systems
26. Evolution of Electronic Circuits
27. Multi-objective Intrinsic Evolution of Embedded Systems
28. Verschiebungen an der Grenze zwischen Hardware und Software
29. Hardware Virtualization on Dynamically Reconfigurable Processors
30. Parallel Monte-Carlo Tree Search for HPC Systems
31. Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture
32. ReconOS: An Operating System for Dynamically Reconfigurable Hardware
33. A Multithreaded Framework for Sequential Monte Carlo Methods on CPU/FPGA Platforms
34. A Comparison of Evolvable Hardware Architectures for Classification Tasks
35. A Runtime Environment for Reconfigurable Hardware Operating Systems
36. Heuristics for Online Scheduling Real-Time Tasks to Partially Reconfigurable Devices
37. Virtualizing Hardware with Multi-context Reconfigurable Arrays
38. Partially Reconfigurable Cores for Xilinx Virtex
39. Optimization of Run-Time Reconfigurable Embedded Systems
40. Communication Synthesis for Reconfigurable Embedded Systems
41. Acceleration of satisfiability algorithms by reconfigurable hardware
42. Exploiting Parallelism in Constraint Satisfaction for Qualitative Simulation
43. A special-purpose coprocessor for qualitative simulation
44. Using Deep Convolutional Neural Networks in Monte Carlo Tree Search.
45. On Robust Evolution of Digital Hardware
46. Toward Self-adaptive Embedded Systems: Multi-objective Hardware Evolution
47. On Semeai Detection in Monte-Carlo Go.
48. Coping with Resource Fluctuations: The Run-time Reconfigurable Functional Unit Row Classifier Architecture.
49. On Robust Evolution of Digital Hardware.
50. A Comparison of Evolvable Hardware Architectures for Classification Tasks.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.