11 results on '"Silva, Sérgio N."'
Search Results
2. Real-Time Simulator for Dynamic Systems on FPGA.
- Author
-
Silva, Sérgio N., Goldbarg, Mateus A. S. de S., Silva, Lucileide M. D. da, and Fernandes, Marcelo A. C.
- Subjects
FIELD programmable gate arrays ,DYNAMICAL systems ,INDUSTRIALISM ,SOFTWARE development tools ,FACTORIES - Abstract
This work presents the development of an embedded platform using Field Programmable Gate Arrays (FPGAs) for real-time simulation of dynamic systems in industrial plants. The platform, Real-Time Simulator for Dynamic Systems in FPGA (RTSDS-FPGA), is designed for industrial and academic applications. In industrial contexts, the RTSDS-FPGA facilitates the optimization and tuning of embedded control algorithms, while in academia, it supports research on new embedded solutions in automation and control. It is also an educational tool for undergraduate and postgraduate students developing embedded control system projects. Additionally, the simulator accelerates the simulation of slow dynamic systems, significantly reducing overall simulation time. Experimental results demonstrate the platform's capability to perform real-time simulations effectively, validating its accuracy and performance through comparative analyses with established software tools such as Matlab/Simulink. [ABSTRACT FROM AUTHOR] more...
- Published
- 2024
- Full Text
- View/download PDF
Catalog
3. Application of Fuzzy Logic for Horizontal Scaling in Kubernetes Environments within the Context of Edge Computing.
- Author
-
Silva, Sérgio N., Goldbarg, Mateus A. S. de S., Silva, Lucileide M. D. da, and Fernandes, Marcelo A. C.
- Subjects
VIRTUAL machine systems ,EDGE computing ,COMMUNICATION infrastructure ,SERVICE level agreements ,QUALITY of service - Abstract
This paper presents a fuzzy logic-based approach for replica scaling in a Kubernetes environment, focusing on integrating Edge Computing. The proposed FHS (Fuzzy-based Horizontal Scaling) system was compared to the standard Kubernetes scaling mechanism, HPA (Horizontal Pod Autoscaler). The comparison considered resource consumption, the number of replicas used, and adherence to latency Service-Level Agreements (SLAs). The experiments were conducted in an environment simulating Edge Computing infrastructure, with virtual machines used to represent edge nodes and traffic generated via JMeter. The results demonstrate that FHS achieves a reduction in CPU consumption, uses fewer replicas under the same stress conditions, and exhibits more distributed SLA latency violation rates compared to HPA. These results indicate that FHS offers a more efficient and customizable solution for replica scaling in Kubernetes within Edge Computing environments, contributing to both operational efficiency and service quality. [ABSTRACT FROM AUTHOR] more...
- Published
- 2024
- Full Text
- View/download PDF
4. SHA-256 Hardware Proposal for IoT Devices in the Blockchain Context.
- Author
-
Santos Jr., Carlos E. B., Silva, Lucileide M. D. da, Torquato, Matheus F., Silva, Sérgio N., and Fernandes, Marcelo A. C.
- Subjects
BLOCKCHAINS ,INTERNET of things ,PROCESS capability ,COMPUTER performance ,GATE array circuits - Abstract
This work proposes an implementation of the SHA-256, the most common blockchain hash algorithm, on a field-programmable gate array (FPGA) to improve processing capacity and power saving in Internet of Things (IoT) devices to solve security and privacy issues. This implementation presents a different approach than other papers in the literature, using clustered cores executing the SHA-256 algorithm in parallel. Details about the proposed architecture and an analysis of the resources used by the FPGA are presented. The implementation achieved a throughput of approximately 1.4 Gbps for 16 cores on a single FPGA. Furthermore, it saved dynamic power, using almost 1000 times less compared to previous works in the literature, making this proposal suitable for practical problems for IoT devices in blockchain environments. The target FPGA used was the Xilinx Virtex 6 xc6vlx240t-1ff1156. [ABSTRACT FROM AUTHOR] more...
- Published
- 2024
- Full Text
- View/download PDF
5. A New and Lightweight R-Peak Detector Using the TEDA Evolving Algorithm.
- Author
-
Silva, Lucileide M. D. da, Silva, Sérgio N., Souza, Luísa C. de, Azevedo, Karolayne S. de, Guedes, Luiz Affonso, and Fernandes, Marcelo A. C.
- Subjects
ALGORITHMS ,DETECTORS ,DATABASES ,COMPUTATIONAL complexity ,ARRHYTHMIA ,ELECTROCARDIOGRAPHY - Abstract
The literature on ECG delineation algorithms has seen significant growth in recent decades. However, several challenges still need to be addressed. This work aims to propose a lightweight R-peak-detection algorithm that does not require pre-setting and performs classification on a sample-by-sample basis. The novelty of the proposed approach lies in the utilization of the typicality eccentricity detection anomaly (TEDA) algorithm for R-peak detection. The proposed method for R-peak detection consists of three phases. Firstly, the ECG signal is preprocessed by calculating the signal's slope and applying filtering techniques. Next, the preprocessed signal is inputted into the TEDA algorithm for R-peak estimation. Finally, in the third and last step, the R-peak identification is carried out. To evaluate the effectiveness of the proposed technique, experiments were conducted on the MIT-BIH arrhythmia database (MIT-AD) for R-peak detection and validation. The results of the study demonstrated that the proposed evolutive algorithm achieved a sensitivity (Se in %), positive predictivity (+P in %), and accuracy (ACC in %) of 95.45%, 99.61%, and 95.09%, respectively, with a tolerance (TOL) of 100 milliseconds. One key advantage of the proposed technique is its low computational complexity, as it is based on a statistical framework calculated recursively. It employs the concepts of typicity and eccentricity to determine whether a given sample is normal or abnormal within the dataset. Unlike most traditional methods, it does not require signal buffering or windowing. Furthermore, the proposed technique employs simple decision rules rather than heuristic approaches, further contributing to its computational efficiency. [ABSTRACT FROM AUTHOR] more...
- Published
- 2024
- Full Text
- View/download PDF
6. Control of airflow in ventilation systems using embedded systems on microcontrollers
- Author
-
Gama, Felipe O. S., Martins, José K. E. da C., Miranda, Tiago F. de, Tomé, Willy M. de F., Silva, Sérgio N., and Fernandes, Marcelo A. C.
- Published
- 2019
- Full Text
- View/download PDF
7. Comparison of binary and fuzzy logic in feedback control of dynamic systems
- Author
-
Silva, Sérgio N., Torquato, Matheus F., and Fernandes, Marcelo A. C.
- Published
- 2019
- Full Text
- View/download PDF
8. FPGA Applied to Latency Reduction for the Tactile Internet.
- Author
-
Junior, José C. V. S., Silva, Sérgio N., Torquato, Matheus F., Mahmoodi, Toktam, Dohler, Mischa, and Fernandes, Marcelo A. C.
- Subjects
- *
INTERNET , *TELECOMMUNICATION systems , *ROBOTICS - Abstract
Tactile internet applications allow robotic devices to be remotely controlled over a communication medium with an unnoticeable time delay. In bilateral communication, the acceptable round trip latency is usually 1 ms up to 10 ms, depending on the application requirements. The communication network is estimated to generate 70% of the total latency, and master and slave devices produce the remaining 30%. Thus, this paper proposes a strategy to reduce 30% of the total latency produced by such devices. The strategy is to use FPGAs to minimize the execution time of device-associated algorithms. With this in mind, this work presents a new hardware reference model for modules that implement nonlinear positioning and force calculations and a tactile system formed by two robotic manipulators. In addition to presenting the implementation details, simulations and experimental tests are performed in order to validate the hardware proposed model. Results associated with the FPGA sampling rate, throughput, latency, and post-synthesis occupancy area are analyzed. [ABSTRACT FROM AUTHOR] more...
- Published
- 2022
- Full Text
- View/download PDF
9. Prediction Techniques on FPGA for Latency Reduction on Tactile Internet.
- Author
-
Silva, Sérgio N., da Silva, Lucileide M. D., Dias, Leonardo A., and Fernandes, Marcelo A. C.
- Subjects
- *
COMPUTER performance , *INTERNET , *GATE array circuits , *ELECTRONIC data processing , *FORECASTING - Abstract
Tactile Internet (TI) is a new internet paradigm that enables sending touch interaction information and other stimuli, which will lead to new human-to-machine applications. However, TI applications require very low latency between devices, as the system's latency can result from the communication channel, processing power of local devices, and the complexity of the data processing techniques, among others. Therefore, this work proposes using dedicated hardware-based reconfigurable computing to reduce the latency of prediction techniques applied to TI. Finally, we demonstrate that prediction techniques developed on field-programmable gate array (FPGA) can minimize the impacts caused by delays and loss of information. To validate our proposal, we present a comparison between software and hardware implementations and analyze synthesis results regarding hardware area occupation, throughput, and power consumption. Furthermore, comparisons with state-of-the-art works are presented, showing a significant reduction in power consumption of ≈ 1300 × and reaching speedup rates of up to ≈ 52 × . [ABSTRACT FROM AUTHOR] more...
- Published
- 2022
- Full Text
- View/download PDF
10. Proposal of Takagi–Sugeno Fuzzy-PI Controller Hardware.
- Author
-
Silva, Sérgio N., Lopes, Felipe F., Valderrama, Carlos, and Fernandes, Marcelo A. C.
- Subjects
- *
FIELD programmable gate arrays , *INTELLIGENT control systems , *MANIPULATORS (Machinery) , *PIPELINES , *INDUSTRY 4.0 - Abstract
This work proposes dedicated hardware for an intelligent control system on Field Programmable Gate Array (FPGA). The intelligent system is represented as Takagi–Sugeno Fuzzy-PI controller. The implementation uses a fully parallel strategy associated with a hybrid bit format scheme (fixed-point and floating-point). Two hardware designs are proposed; the first one uses a single clock cycle processing architecture, and the other uses a pipeline scheme. The bit accuracy was tested by simulation with a nonlinear control system of a robotic manipulator. The area, throughput, and dynamic power consumption of the implemented hardware are used to validate and compare the results of this proposal. The results achieved allow the use of the proposed hardware in applications with high-throughput, low-power and ultra-low-latency requirements such as teleoperation of robot manipulators, tactile internet, or industry 4.0 automation, among others. [ABSTRACT FROM AUTHOR] more...
- Published
- 2020
- Full Text
- View/download PDF
11. Proposal of the Tactile Glove Device.
- Author
-
Junior, José C. V. S., Torquato, Matheus F., Noronha, Daniel H., Silva, Sérgio N., and Fernandes, Marcelo A. C.
- Subjects
VIRTUAL reality ,GLOVES ,SOFTWARE architecture ,HAPTIC devices ,MATERIALS analysis ,INTERNET research - Abstract
This project aims to develop a tactile glove device and a virtual environment inserted in the context of tactile internet. The tactile glove allows a human operator to interact remotely with objects from a 3D environment through tactile feedback or tactile sensation. In other words, the human operator is able to feel the contour and texture from virtual objects. Applications such as remote diagnostics, games, remote analysis of materials, and others in which objects could be virtualized can be significantly improved using this kind of device. These gloves have been an essential device in all research on the internet next generation called "Tactile Internet", in which this project is inserted. Unlike the works presented in the literature, the novelty of this work is related to architecture, and tactile devices developed. They are within the 10 ms round trip latency limits required in a tactile internet environment. Details of hardware and software designs of a tactile glove, as well as the virtual environment, are described. Results and comparative analysis about round trip latency time in the tactile internet environment is developed. [ABSTRACT FROM AUTHOR] more...
- Published
- 2019
- Full Text
- View/download PDF
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.