Search

We propose a programmable architecture for a single instruction multiple data image processor that has its foundation on the mathematical framework of a simplicial cellular neural networks. We develop instruction primitives for basic image processing operations and show examples of processing binary and gray scale images. Fabricated in deep submicron CMOS technologies, the complexity of the digital circuits and wiring in each cell is commensurate with pixel level processing. Index Terms--Cellular neural networks (CNNs), CMOS imager sensor, digital pixel, image processing, pixel level processing, vision chips.

The design and evaluation of a new hybrid architecture for digital pulse-width modulation (DPWM) are presented in this brief. This scheme uses a counter-based module to obtain the coarse adjustment of the duty cycle and a pulse former with a delay-line approach for fine-tuning. The latter employs fewer delay stages than other schemes by using the propagation delay of the multi-bit tunable delay elements as part of the desired pulse width variation. Our delay element provides very good linearity with the capability to compensate for deviations in the digital-to-time conversion. The prototype fabricated in a standard 130-nm CMOS process has 18 bits resolution (an 8-bit counter combined with a 10-bit delay-line-based pulse former), and low-power consumption when it operates with switching frequencies from 100 kHz to 1 MHz and a clock frequency of 17 MHz. Comparison with other recent alternatives in the literature is also provided. [ABSTRACT FROM AUTHOR]

This work shows the integration of a sensor based on carbon nanotubes using CMOS technology. A chip sensor (CS) was designed and manufactured using a 0.30 μm CMOS process, leaving a free window on the passivation layer that allowed the deposition of SWCNTs over the electrodes. We successfully investigated with the CS the effect of humidity and temperature on the electrical transport properties of SWCNTs. The possibility of a large scale integration of SWCNTs with CMOS process opens a new route in the design of more efficient, low cost sensors with high reproducibility in their manufacture. [ABSTRACT FROM AUTHOR]